Towards Self-configuring Evolvable FPGA Using Feedback Cross-Checking

  • Robert Ross
  • Richard Hall
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4251)


Evolvable hardware supposedly avoids single point of failure in circuitry. However, its control circuit is currently separate, thus a single point of failure exists in their interface. In contrast, we implement self-maintaining circuits in a faulty field programmable gate array simulation. We evaluate these circuits with respect to diagnosis reliability and reconfiguration performance. An implementation of our model could increase the survivability of critical engineering applications.


Field Programmable Gate Array Repair Time Full Adder Logic Block Evolvable Hardware 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Anderson, T., Lee, P.A.: Fault Tolerance - Principles and Practice. Springer, New York (1992)Google Scholar
  2. 2.
    Jafari, R., Dabiri, F., Brisk, P., Sarrafzadeh, M.: Adaptive and fault tolerant medical vest for life-critical medical monitoring. In: ACM symposium on Applied computing, pp. 272–279. ACM Press, New York (2005)CrossRefGoogle Scholar
  3. 3.
    Dingman, C.P., Marshall, J.: Measuring robustness of a fault-tolerant aerospace system. In: FTCS 1995: Twenty-Fifth International Symposium on Fault-Tolerant Computing, p. 522. IEEE Computer Society Press, Washington (1995)CrossRefGoogle Scholar
  4. 4.
    Moser, L., Melliar-Smith, M.: Demonstration of fault tolerance for corba applications. In: ARPA Information Survivability Conference and Exposition, vol. 2, p. 87. IEEE Computer Society Press, Washington (2003)CrossRefGoogle Scholar
  5. 5.
    Ellisona, R., Linger, R., Lipson, H., Mead, N., Moore, A.: Foundations for survivable systems engineering. Technical report, CERT Coordination Center, Software Engineering Institute Carnegie Mellon University (2001)Google Scholar
  6. 6.
    Greenwood, G.W., Hunter, D., Ramsden, E.: Fault recovery in linear systems via intrinsic evolution. In: Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, vol. 1, pp. 59–65 (2003)Google Scholar
  7. 7.
    Sekanina, L.: Towards evolvable IP cores for FPGA’s. In: NASA/DoD Conference on Evolvable Hardware, vol. 1, pp. 145–154 (2003)Google Scholar
  8. 8.
    Kasai, Y., Sakanashi, H., Murakawa, M., Kiryu, S., Marston, N., Higuchi, T.: Initial evaluation of an evolvable microwave circuit. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 103–112. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  9. 9.
    Tian, L., Arslan, T.: An evolutionary power management algorithm for SoC based EHW systems. In: NASA/DoD Conference on Evolvable Hardware, vol. 1, pp. 117–124 (2003)Google Scholar
  10. 10.
    Vigander, S.: Evolutionary fault repair of electronics in space applications. Dept. of Computer & Information Science, Norwegian University of Science and Technology (NTNU), Trondheim (2001)Google Scholar
  11. 11.
    Eck, V., Kalra, P., LeBlanc, R., McManus, J.: In-circuit partial reconfiguration of rocketIO attributes. Technical report, XILINX (2004)Google Scholar
  12. 12.
    Sekanina, L.: On routine implementation of virtual evolvable devices using COMBO6. In: NASA/DoD Conference on Evolvable Hardware (2004)Google Scholar
  13. 13.
    Eberbach, E.: On expressiveness of evolutionary computation: Is EC algorithmic? In: World Congress on Computational Intelligence WCCI 2002, pp. 564–569 (2002)Google Scholar
  14. 14.
    Rangasayee, K.: The spartan-II family: The complete package. Technical report, Xilinx (2000)Google Scholar
  15. 15.
    Shanthi, A.P., Parthasarathi, R.: Exploring FPGA structures for evolving fault tolerant hardware. In: NASA/DoD Conference on Evolvable Hardware, vol. 1, pp. 174–181 (2003)Google Scholar
  16. 16.
    Goldstein, S., Budiu, M., Mishra, M., Venkataramani, G.: Reconfigurable computing and electronic nanotechnology. In: ASAP 2003, The Hague, Netherlands (2003)Google Scholar
  17. 17.
    Trahan, J.L.: FPGA background. EE7700: Course on Run-Time Reconfiguration, Dept. Electrical & Computer Engineering, Louisiana State University (2005)Google Scholar
  18. 18.
    Garvie, M., Thompson, A.: Evolution of combinatorial and sequential on-line self-diagnosing hardware. In: 2003 NASA/DoD Conference on Evolvable Hardware, vol. 1, pp. 167–173 (2003)Google Scholar
  19. 19.
    Bäck, T.: Evolutionary Algorithms in Theory and Practice, pp. 80–121. Oxford University Press, New York (1996)MATHGoogle Scholar
  20. 20.
    Michalewicz, Z.: Genetic Algorithms + Data Structures = Evolution Programs. pp. 55–62. Springer, Berlin (1992)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Robert Ross
    • 1
  • Richard Hall
    • 1
  1. 1.Dept. Computer Science & EngineeringLa Trobe University, MelbourneVictoriaAustralia

Personalised recommendations