A Low-Power CMOS Analog Neuro-fuzzy Chip

  • Wang Wei-zhi
  • Jin Dong-ming
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4222)


This paper proposes a low-power high-speed CMOS analog two- input/one-output neuro-fuzzy chip, the basic blocks of which are Gaussian membership function circuit, minimization circuit, and a centroid algorithm defuzzification circuit. This chip has been fabricated in 0.6-μm mixed-signal CMOS technology. Experiment and HSPICE simulation results show that because the compact structures and high-precision of the blocks the system not only consumes little power but also can be directly tuned by the weights calculated through the software such as Matlab.


Output Voltage Versus Versus Versus Versus Versus Versus Versus Fuzzy Logic Controller Minimization Circuit 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Navas, R., Verdú, F.V., Vázquez, A.R.: Neuro-fuzzy Chip to Handle Complex Tasks with Analog Performance. IEEE Trans. Neural Netw. 14, 1375–1392 (2003)CrossRefGoogle Scholar
  2. 2.
    Eichfeld, H., Kunemond, T., Menke, M.: A 12b General-purpose Fuzzy Logic Controller Chip. IEEE Trans. Fuzzy Syst. 4, 460–475 (1996)CrossRefGoogle Scholar
  3. 3.
    Wang, W.Z., Jin, D.M.: CMOS Design of Analog Fuzzy System. J. Circuits Syst. Comput. 14, 1101–1112 (2005)CrossRefGoogle Scholar
  4. 4.
    Guo, S., Peters, L., Surmann, H.: Design and Application of an Analog Fuzzy Logic Controller. IEEE Trans. Fuzzy Syst. 5, 429–438 (1996)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Wang Wei-zhi
    • 1
  • Jin Dong-ming
    • 1
  1. 1.Institute of MicroelectronicsTsinghua UniversityBeijingChina

Personalised recommendations