Advertisement

Automatic Synthesis of Interface Circuits from Simplified IP Interface Protocols

  • ChangRyul Yun
  • YoungHwan Bae
  • HanJin Cho
  • KyoungSon Jhang
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4186)

Abstract

Most approaches to interface synthesis take two interface FSMs including transactions or burst, derive a product FSM and generate an interface circuit from the product FSM. With these methods, it could be difficult and complicated to describe interface FSM of IP especially when IP has many transactions. Additionally, such descriptions may lead to a very large product FSM which results in large interface circuits. We propose a simplified interface FSM description scheme where transactions are represented based on transfers and several parameters. Since all transactions supported by IP may not be used in the system, the synthesis algorithm is designed to consider only those transactions which are involved in parameter matching. Through experiments we observed that our description scheme helps reduce the size of interface circuits and our synthesis method correctly generates the interface circuits.

Keywords

Intellectual Property Description Scheme Very Large Scale Integration Synthesis Result Synthesis Algorithm 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    D’silva, V., Ramesh, S., Sowmya, A.: Bridge Over Troubled Wrappers: Automated Interface Synthesis. In: Proceedings of the 17th International Conference on VLSI Design (2004)Google Scholar
  2. 2.
    D’silva, V., Ramesh, S., Sowmya, A.: Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (2004)Google Scholar
  3. 3.
    Seawright, A., Brewer, F.: Clairvoyant: A Synthesis System for Production-Based Specification. Very Large Scale Integration (VLSI) Systems, IEEE Transaction 2(2) (1994)Google Scholar
  4. 4.
    Lee, K., Lee, S.-J., Yoo, H.-J.: SILENT: Serialized Low Energy Transmission Coding for n-Chip Interconnection Networks. In: Proceedings of Custom Integrated Circuits Conference (2003)Google Scholar
  5. 5.
    Hwang, Y.-T., Lin, S.-C.: Automatic Protocol Translation and Template Based Interface Synthesis for IP Reuse in SoC. In: Proceedings of the 2004 IEEE Asia-Pacific Conference (2004)Google Scholar
  6. 6.
    ARM. Advanced micro-controller bus architecture specification, http://www.arm.com
  7. 7.
    V.S.I. Alliance, http://www.vsi.org
  8. 8.
    Hwang, S.Y., Jhang, K.S., Chang, J.Y., Cho, H.J.: An Implementation of a Flexible OCN based SoC Platform targeting H. 264 Decoder. In: The 13th Korean Conference on Semiconductors (2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • ChangRyul Yun
    • 1
  • YoungHwan Bae
    • 2
  • HanJin Cho
    • 2
  • KyoungSon Jhang
    • 1
  1. 1.Dept. of Computer EngineeringChungNam National UniversityDaejeonKorea
  2. 2.Multimedia SoC Design, ETRIDaejeonKorea

Personalised recommendations