A Novel Processor Architecture for Real-Time Control

  • Xiaofeng Wu
  • Vassilios Chouliaras
  • Jose Nunez-Yanez
  • Roger Goodall
  • Tanya Vladimirova
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4186)


This paper describes a control system processor architecture based on ΔΣ modulation (ΔΣ-CSP). The ΔΣ-CSP uses 1-bit processing which is a new concept in digital control to remove multi-bit multiplications. A simple conditional-negate-and-add (CNA) unit is proposed for most operations of control laws. For this reason, the targeted processor is small and very fast, making it ideal for embedded real-time control applications. The ΔΣ-CSP has been implemented as a VLSI hard macro in a high-performance 0.13μm silicon process. Results show that it compares very favorably to other digital processors in terms of area and clock frequency.


Control System Processing Program Counter Digital Simulation Digital Processor Pulse Density Modulation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Candy, J.C.: Oversampling delta-sigma data converters: theory, design, and simulation. Institute of Electrical and Electronics Engineers, New York (1992)Google Scholar
  2. 2.
    Kershaw, S., Summerfield, S., Sandler, M., Anderson, M.: Realisation and implementation of a Sigma-Delta bitstream FIR filter. In: IEE Proc.-Circuits Devices Syst., vol. 143, pp. 267–273 (October 1996)Google Scholar
  3. 3.
    Kershaw, S.: Sigma-Delta Bitstream Processors Analysis and Design. PhD thesis, Kings College (July 1996)Google Scholar
  4. 4.
    Angus, J.A.S., Draper, S.: An improved method for directly filtering σ − δ audio signals. In: Proc. AES 104th convention, Amsterdam, The Netherlands (1998)Google Scholar
  5. 5.
    Wu, X., Goodall, R.: One-bit processing for digital control. IEE proceedings on Control Theory Applications (August 2005)Google Scholar
  6. 6.
    Ardalan, S.H., Paulos, J.J.: An analysis of nonlinear behavior in delta-sigma modulators. IEEE Transactions on Circuits and Systems 34, 593–604 (1987)CrossRefGoogle Scholar
  7. 7.
    Liu, B.: Effect of finite wordlength on the accuracy of digital filters — a review. IEEE Transactions on Circuit Theory CT-18, 670–677 (1971)CrossRefGoogle Scholar
  8. 8.
    Agarwal, R.C., Burrus, C.S.: New recursive digital filter structures having very low sensitivity and roundoff noise. IEEE Trans. Circuits Syst. CAS-22(12) (1975)Google Scholar
  9. 9.
    Goodall, R.M., Brown, D.S.: High speed digital controllers using an 8-bit microprocessor. Software and Microsystems 4, 109–116 (1985)CrossRefGoogle Scholar
  10. 10.
    Jones, S., Goodall, R., Gooch, M.: Targeted processor architectures for high-performance controller implementation. Control Engineering Practice 6, 867–878 (1998)CrossRefGoogle Scholar
  11. 11.
    Parra, R.A.C.: On the design and implementation of a control system processor. PhD thesis, Loughborough University (2001)Google Scholar
  12. 12.
    Forsythe, W., Goodall, R.M.: Digital control: Fundamentals, theory and practice. McGraw-Hill, USA (1991)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Xiaofeng Wu
    • 1
  • Vassilios Chouliaras
    • 2
  • Jose Nunez-Yanez
    • 3
  • Roger Goodall
    • 2
  • Tanya Vladimirova
    • 1
  1. 1.Surrey Space Center, Department of Electronic EngineeringUniversity of SurreyGuildfordUK
  2. 2.Department of Electronic and Electrical EngineeringLoughborough UniversityLeicestershireUK
  3. 3.Department of Electronic EngineeringUniversity of BristolBristolUK

Personalised recommendations