Advertisement

Hardware Budget and Runtime System for Data-Driven Multithreaded Chip Multiprocessor

  • Kyriakos Stavrou
  • Pedro Trancoso
  • Paraskevas Evripidou
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4186)

Abstract

The Data-Driven Multithreading Chip Multiprocessor (DDM-CMP) architecture has been shown to overcome the power and memory wall limitations by combining two key technologies: the use of the Data-Driven Multithreading (DDM) model of execution, and the Chip-Multiprocessor architecture. DDM is able to hide memory and synchronization latencies providing significant performance gains whereas the use of of the CMP architecture offers high-degree of parallelism at low complexity design and is therefore power efficient.

This paper presents the hardware budget analysis and the runtime support system for the DDM-CMP architecture. The hardware analysis shows that the DDM benefits may be achieved with only a 17% hardware cost increase compared to a traditional chip-multiprocessor implementation. The support for the runtime system was designed in such a way that allows the DDM applications to execute on the DDM-CMP chip using a regular, non-modified, Operating System and CPU cores.

Keywords

Code Block Runtime System Chip Multiprocessor Graph Memory Content Addressable Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Arvind, A.K., Chiou, D., Hoe, J.C., Kozyrakis, C., Lu, S.L., Oskin, M., Patterson, D., Rabaey, J., Wawrzynek, J.: Ramp: Ramp: Research accelerator for multiple processors - a community vision for a shared experimental parallel hw/sw platform. Technical Report UCB//CSD-05-1412 (2005)Google Scholar
  2. 2.
    Kyriacou, C., Evripidou, P., Trancoso, P.: Data-Driven Multithreading Using Conventional Microprocessors. IEEE Transactions on Parallel and Distributed Systems (2005)Google Scholar
  3. 3.
    Kyriacou, C.: Data Driven Multithreading using Conventional Control Flow Microprocessors. PhD dissertation, University of Cyprus (2005)Google Scholar
  4. 4.
    Olukotun, K., et al.: The Case for a Single Chip Multiprocessor. In: Proc. of the 7th ASPLOS, pp. 2–11 (1996)Google Scholar
  5. 5.
    Stavrou, K., Evripidou, P., Trancoso, P.: DDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005. LNCS, vol. 3553, pp. 364–373. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  6. 6.
    Trancoso, P., Evripidou, P., Stavrou, K., Kyriacou, C.: A Case for Chip Multiprocessors based on the Data-Drive Multihreading Model. International Journal on Parallel Processing (2005)Google Scholar
  7. 7.
    Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A Full System Simulation Platform. IEEE Computer 35(2), 50–58 (2002)Google Scholar
  8. 8.
    Kyriacou, C., Evripidou, P., Trancoso, P.: Cacheflow: A short-term optimal cache management policy for data driven multithreading. In: EuroPar 2004, pp. 561–570 (2004)Google Scholar
  9. 9.
    Dennis, J.B., Misunas, D.P.: A preliminary architecture for a basic data-flow processor. In: Proceedings of the 2nd annual symposium on Computer architecture, pp. 126–132 (1975)Google Scholar
  10. 10.
    Dennis, J.B.: First version of a data flow procedure language. In: Programming Symposium, Proceedings Colloque sur la Programmation, pp. 362–376 (1974)Google Scholar
  11. 11.
    Arvind, R., Kathail, V.: A multiple processor data flow machine that supports generalized procedures. In: Proceedings of the 8th annual symposium on Computer Architecture, pp. 219–302 (1981)Google Scholar
  12. 12.
    Evripidou, P.: D3-machine: A Decoupled Data-Driven Multithreaded Architecture with Variable Resolution Support. Parallel Computing 27(9), 1197–1225 (2001)MATHCrossRefGoogle Scholar
  13. 13.
    Evripidou, P., Gaudiot, J.: A decoupled graph/computation data-driven architecture with variable resolution actors. In: Proc. of ICPP 1990, pp. 405–414 (1990)Google Scholar
  14. 14.
    Evripidou, P., Kyriacou, C.: Data driven network of workstations (D2NOW). J. UCS 6(10), 1015–1033 (2000)MATHGoogle Scholar
  15. 15.
    Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proc. of 22nd ISCA, pp. 24–36 (1995)Google Scholar
  16. 16.
    IBM Microelectronics Division: The PowerPC 405(tm) Core (1998)Google Scholar
  17. 17.
    Shivakumar, P., Jouppi, N.P.: Cacti 3.0: An integrated cache timing, power and area model. Technical report, Compaq Computer Corporation Western Research Laboratory (2001)Google Scholar
  18. 18.
    Burns, J., Gaudiot, J.L.: Area and System Clock Effects on SMT/CMP Processors. In: Proceedings of the, International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), pp. 211–218 (2001)Google Scholar
  19. 19.
    Topelt, B., Schuhmann, D., Volkel, F.: Embedded Forum, Day Two: Information Appliances Not Dead Yet (2001), http://www.findarticles.com/p/articles/mi_zdext/is_200106/ai_ziff3378/pg_2
  20. 20.
    Intel: Intel microprocessor quick reference guide, http://www.intel.com/pressroom/kits/quickreffam.htm

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Kyriakos Stavrou
    • 1
  • Pedro Trancoso
    • 1
  • Paraskevas Evripidou
    • 1
  1. 1.Department of Computer ScienceUniversity of CyprusNicosiaCyprus

Personalised recommendations