System Level Multi-bank Main Memory Configuration for Energy Reduction

  • Hanene Ben Fradj
  • Cécile Belleudy
  • Michel Auguin
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)


The main memory is one of the most energy-consuming components in several embedded system. In order to minimize this memory consumption, an architectural solution is recently adopted. It consists of multi-banking the addressing space instead of monolithic memory. The main advantage in this approach is the capability of setting individually banks in low power modes when they are not accessed, such that only the accessed bank is maintained in active mode. In this paper we investigate how this power management capability built into modern DRAM devices can be handled for real-time and multitasking applications. We aim to find, at system level design, both an efficient allocation of application’s tasks to memory banks, and the memory configuration that lessen the energy consumption: number of banks and the size of each bank. Results show the effectiveness of this approach and the large energy savings.


Memory Consumption Memory Architecture Bank Size Memory Configuration Memory Cycle 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    SIA: International Roadmap for Semiconductors (2001)Google Scholar
  2. 2.
    Ozturk, O., Kandemir, M.: Nonuniform banking for reducing memory energy consumption. In: DATE 2005, Munch, Germany (2005)Google Scholar
  3. 3.
    Benini, L., Macci, A., Poncino, M.: A recursive algorithm for low-power memory partitioning. In: ISLPED, Rapallo, Italy (2000)Google Scholar
  4. 4.
    Delaluz, V., Kandemir, M., Kolcu, I.: Automatic Data Migration for Reducing Energy Consumption in Multi-Bank Memory Systems. In: DAC (2002)Google Scholar
  5. 5.
    Itoh, K., Sasaki, K., Nakagome, Y.: Trends in Low-Power RAM Circuit Technologies. Proc. IEEE 83(4), 524–543 (1995)CrossRefGoogle Scholar
  6. 6.
    Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.: DRAM Energy Management Using Software and Hardware Directed Power Mode Control. In: HPCA, pp. 159–170 (2001)Google Scholar
  7. 7.
    Lebeck, A.R., Fan, X., Zeng, H., Ellis, C.: Power Aware Page Allocation. In: ASPLOS (2000)Google Scholar
  8. 8.
    128/144 MBit Direct RDRAM Data Sheet, Rambus Inc. (1999) Google Scholar
  9. 9.
    Mobile-RAM data sheet, infineon Inc. (2004) Google Scholar
  10. 10.
    Kandemir, M.T., Kolcu, I., Kadayif, I.: Influence of loop optimizations on energy consumption of multi-bank memory systems. In: Horspool, R.N. (ed.) CC 2002. LNCS, vol. 2304, p. 276. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  11. 11.
    Seoul National University Real-Time Research groups. SNU real-time benchmarksGoogle Scholar
  12. 12.
    Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Univ. of Wisconsin-Madison Computer Sciences Dept. Technical Report #1342 (June 1997) Google Scholar
  13. 13.
    Lee, C., Lee, K., Hahn, J., Seo, Y., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M., Kim, C.S.: Bounding Cache-Related Preemption Delay for Real-Time Systems. IEEE Transactions on Software Engineering 27(9), 805–826 (2001)CrossRefGoogle Scholar
  14. 14.
    Agarwal, A., Hennessy, J., Horowitz, M.: An analytical cache model. In: ACM Transactions on Computer Systems (TOCS), May 1989, vol. 7(2), pp. 184–215 (1989)Google Scholar
  15. 15.
    Gajski, D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice Hall, Englewood Cliffs (1994)MATHGoogle Scholar
  16. 16.
    Yamauchi, T., Hammond, L., Olukotun, K.: The Hierarchical Multi-Bank DRAM: A High-Performance Architecture for Memory Integrated with Processors. In: Advanced Research in VLSI, Ann Arbor, MI, USA, pp. 303–319 (1997)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Hanene Ben Fradj
    • 1
  • Cécile Belleudy
    • 1
  • Michel Auguin
    • 1
  1. 1.Laboratoire d’InformatiqueSignaux et Systèmes de Sophia-Antipolis, Les Algorithme-bat.Sophia-AntipolisFrance

Personalised recommendations