Power Modeling of Precharged Address Bus and Application to Multi-bit DPA Attacks to DES Algorithm

  • M. Alioto
  • M. Poli
  • S. Rocchi
  • V. Vignoli
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)


In this communication, a model of the precharged bus power consumption in digital VLSI circuits is developed. This model is used to analytically evaluate the result of a multi-bit Differential Power Attack (DPA) to the address bus of cryptographic ICs running the DES algorithm. This attack to the address bus is based on the observation of its power consumption, and is well known to be a major threat to the security of the confidential information stored or processed by SmartCards. The results allow to achieve a quantitative model of the DPA attack effectiveness, and is useful as a theoretical basis to understand the trade-offs involved in DPA attacks. This deeper understanding is useful to identify the cases where a SmartCard under attack is weaker with respect to DPA attacks, i.e. when the power consumption reveals the maximum amount of information. Cycle-accurate simulations on DES encryption algorithm running on a MIPS32® architecture are used to validate the model and the underlying assumptions.


Power Consumption Spike Amplitude Differential Power Analysis Power Trace Power Analysis Attack 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Menezes, A., Van Oorschot, P., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1997)MATHGoogle Scholar
  2. 2.
    Rankl, W., Effing, W.: SmartCard Handbook. John Wiley & Sons, Chichester (1999)Google Scholar
  3. 3.
    Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Examining Smart-Card Security under the Threat of Power Analysis Attacks. IEEE Trans. on Computers 51(5), 541–552 (2002)CrossRefMathSciNetGoogle Scholar
  4. 4.
    Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)Google Scholar
  5. 5.
    Zhuang, X., Zhang, T., Pande, S.: HIDE: an infrastructure for efficiently protecting information leakage on the address bus. In: Proc. of ASPLOS 2004, Boston, USA, October 2004, pp. 72–84 (2004)Google Scholar
  6. 6.
    Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Investigations of power analysis attacks on SmartCards. In: Proc. of USENIX Workshop on Smartcard Technology, Chicago, USA, pp. 388–397 (1999)Google Scholar
  7. 7.
    Clavier, C., Coron, J.-S., Dabbous, N.: Differential Power Analysis in the Presence of Hardware Countermeasures. In: Paar, C., Koç, Ç.K. (eds.) CHES 2000. LNCS, vol. 1965, pp. 252–263. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  8. 8.
    Papoulis, A.: Probability, Random Variables, and Stochastic Processes. McGraw-Hill, New York (1965)MATHGoogle Scholar
  9. 9.
    Rabaey, J.: Digital Integrated Circuits (A Design Perspective). Prentice-Hall, Englewood Cliffs (1996)Google Scholar
  10. 10.
    Shannon, C.: Communication Theory of Secrecy Systems. Bell Systems Technical Journal 28, 656–715 (1949)MATHMathSciNetGoogle Scholar
  11. 11.
    Lin, R.B., Tsai, C.M.: Theoretical analysis of bus-invert coding. IEEE Trans. on VLSI Systems 10(6), 929–935 (2002)CrossRefGoogle Scholar
  12. 12.
    MIPS Technologies Inc.,

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • M. Alioto
    • 1
  • M. Poli
    • 1
  • S. Rocchi
    • 1
  • V. Vignoli
    • 1
  1. 1.DII – Dip. di Ingegneria dell’InformazioneUniversità di SienaSienaItaly

Personalised recommendations