Abstract
Asynchronous logic is a hot topic due to its interesting features of power saving, low noise and robustness to parameters variations. However, its performance analysis is relatively complex. In fact, the handshaking protocol strongly influences the performance of the pipelined architectures. This paper introduces verified Standard-Logic schematics for QDI asynchronous latches and analyzes their characteristics. Buffering capacity and protocol gain are defined and analyzed. Based on this analysis, reduced performance equations are first introduced. By means of the dependency graphs, a new formal method is then proposed to analyze the performance of asynchronous linear-pipeline. This methodology is used to derive general equations for each latch type. Contrarily to previously proposed methods, this method can be applied to any asynchronous linear-pipeline without restrictions on its functional block delays. Therefore, the contributions of this paper enable the designers to understand the benefits brought by the different asynchronous latches, to compare them and make the right choice according to their design constrains....
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Andrew Lines: Pipelined Asynchronous Circuits. Master Thesis (1995)
Yahya, E., Renaudin, M.: Asynchronous Buffers Characteristics: Molding and Design. Research Report, TIMA-RR–06/-01–FR (2006)
Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security Evaluation of Asynchronous Circuits. In: Walter, C.D., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 137–151. Springer, Heidelberg (2003)
SparsØ, J., Furber, S.: Principles of Asynchronous Circuit Design. A System Perspective. Kluwer Academic Publishers, Dordrecht (2001)
Renaudin, M., Leonardo, J.: Asynchronous Circuits Design: An Architectural Approach (2003)
Beerel, P.A.: Asynchronous Circuits: An Increasingly Practical Design Solution. In: Proceedings of ISQED 2002. IEEE Computer Society, Los Alamitos (2002)
Furber, S.B., Day, P.: Four-Phase Micropipline Latch Control Circuits. IEEE Transitions on VLSI Systems 4(2), 247–253 (1996)
Williams, T.: Latency and Throughput Tradeoffs in Self-Timed Speed-Independent Pipelines and Rings. Technical Report No. CSL-TR-90-431 (1990)
Williams, T.: Perfoemance of Itrative Computation in Self-Timed Rings. Journal of VLSI Signal Processing 7, 17–31 (1994)
Van Berkel, C.H(K.), Josephs, M.B., Nowick, S.M.: Scanning the Technology. Applications of Asynchronous Circuits. Proceedings of the IEEEÂ 87(2) (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yahya, E., Renaudin, M. (2006). QDI Latches Characteristics and Asynchronous Linear-Pipeline Performance Analysis. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_57
Download citation
DOI: https://doi.org/10.1007/11847083_57
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-39094-7
Online ISBN: 978-3-540-39097-8
eBook Packages: Computer ScienceComputer Science (R0)