Advertisement

Designing Alternative FPGA Implementations Using Spatial Data from Hardware Resources

  • Kostas Siozios
  • Dimitrios Soudris
  • Antonios Thanailakis
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)

Abstract

A novel approach for efficient implementation of applications onto reconfigurable architectures is introduced. The proposed methodology can applied both for designing an interconnection architecture as well as for making a thermal-aware placement. In the first case, the dominant parameters that affect performance and energy (segment length and switch boxes) are examined. This approach is based on finding the optimal wire length and then making exploration in order to determine the appropriate combination of multiple switch boxes. In the second case, a new technique for thermal-aware placement is introduced. The main goal of this technique is to spread out the power consumption across the whole device, as well as to minimize it. Both of the methodologies are fully-supported by the software tool called EX-VPR. For the purposes of this paper, the Energy× Delay Product (EDP) is chosen as selection criterion for the optimal interconnection network, while the total power consumption is the criterion for the thermal-aware routing. For the designing of the interconnection network we achieved EDP reduction by 45%, performance increase by 40% and reduction in total energy consumption by 8%, at the expense of increase of channel width by 20%. On the other hand, for the thermal-aware approach, we spread the heat and power across the whole FPGA, while we achieve about 20% reduction in total power consumption. In this case, the penalty in channel width is about 10%.

Keywords

Segment Length Hardware Resource Total Power Consumption Placement Algorithm Exploration Procedure 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Varghese, G., Rabaey, J.M.: Low-Energy FPGAs- Architecture and Design. Kluwer Academic Publishers, Dordrecht (2001)Google Scholar
  2. 2.
    Siozios, K., et al.: An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform. In: 15th Int. Conf. FPL 2005, pp. 658–661 (August 26-28, 2005)Google Scholar
  3. 3.
    Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0, Tech.Report, Microelectronics Centre of North Carolina (1991)Google Scholar
  4. 4.
    Leijten-Nowak, K., van Meerbergen, J.L.: An FPGA Architecture with Enhanced Datapath Functionality. In: FPGA 2003, California, USA, pp. 195–204 (February 2003)Google Scholar
  5. 5.
    Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)Google Scholar
  6. 6.
  7. 7.
  8. 8.
    Deliverable Report D9: Survey of existing fine-grain reconfigurable hardware platforms, AMDREL project, Available at: http://vlsi.ee.duth.gr/amdrel/pdf/d9_final.pdf
  9. 9.
    Lemieux, G., Lewis, D.: Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers, Dordrecht (2004)Google Scholar
  10. 10.
    Poon, K., Yan, A., Wilton, S.: A Flexible Power Model for FPGAs. In: Proc. of 15th Int. Conf. on Field Programmable Logic and Applications, pp. 312–321 (2002)Google Scholar
  11. 11.
    Cheng, L., Wong, P., Li, F., Lin, Y., He, L.: Device and Architecture Co-Optimization for FPGA Power Reduction. In: Proc. of Design Automation Conference, pp. 915–920 (June 13-17, 2005)Google Scholar
  12. 12.
    Dehon, A.: Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization). In: Proc. of Int. Symp. on Field Programmable Gate Arrays, pp. 69–78 (1999)Google Scholar
  13. 13.
    Siozios, K., et al.: A Novel Methodology for Designing High-Performance and Low-Power FPGA Interconnection Targeting DSP Applications. In: Proc. of IEEE Int. Symp. on Circuits and Systems, May 21-24 (2006)Google Scholar
  14. 14.
    Ebeling, C., McMurchie, L., Hauck, S.A., Burns, S.: Placement and Routing Tools for the Triptych FPGA. IEEE Trans. on VLSI, 473–482 (December 1995)Google Scholar
  15. 15.
    Siozios, K., Tatas, K., Soudris, D., Thanailakis, A.: Platform-based FPGA Architecture: Designing High-Performance and Low-Power Routing Structure for Realizing DSP Applications. In: RAW 2006, 13th Reconfigurable Architectures Workshop, Rhodes, Greece, April 25-26, 2006 (accepted for presentation, 2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Kostas Siozios
    • 1
  • Dimitrios Soudris
    • 1
  • Antonios Thanailakis
    • 1
  1. 1.VLSI Design and Testing Center, Department of Electrical and Computer EngineeringDemocritus University of ThraceXanthiGreece

Personalised recommendations