Receiver Modeling for Static Functional Crosstalk Analysis
Crosstalk analysis has become a significant part of the design cycle of high performance processors in nanometer technologies. In this paper we demonstrate that current crosstalk analysis techniques that ignore the degrading effect of multiple crosstalk events on receiver noise rejection curve filter significant number of true violations. We also demonstrate that techniques that take into account the multiple crosstalk events with traditional receiver modeling result in large number of false violations. We propose improved crosstalk analysis techniques that are multiple noise event aware (MNEA) with minimal changes to existing crosstalk analysis. We also propose enhancements to existing receiver models so they can be used with the MNEA analysis resulting in reduction of number of false violations by 68%-98% while guaranteeing identification of all true violations.
KeywordsNoise Event Signal Integrity Receiver Model Noise Limit Noise Pulse
Unable to display preview. Download preview PDF.
- 1.Caignet, F., Delmas-Bendhia, S., Sicard, E.: The Challenge of Signal Integrity in Deep-Submicrometer CMOS Technology. Proceedings IEEE 89 (2001)Google Scholar
- 2.Heydari, P., Pedram, M.: Capacitive Coupling Noise in High-Speed VLSI Circuits. Transactions IEEE CAD 24 (2005)Google Scholar
- 3.Shepard, K.L.: Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits. Transactions IEEE CAD 18 (1999)Google Scholar
- 4.Levy, R., et al.: ClariNet: A noise analysis tool for deep submicron design. In: DAC (2000)Google Scholar
- 5.Odabasioglu, A., Celik, M., Pileggi, L.T.: PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm. Transactions IEEE CAD 17 (1998)Google Scholar
- 6.Devgan, A.: Efficient Coupled Noise Estimation for On-Chip Interconnects. In: Proceedings IEEE/ACM CAD International Conference (1997)Google Scholar
- 7.Krauter, B., Widiger, D.: Variable Frequency Crosstalk Noise Analysis: A Methodology to Guarantee Functionality from dc to fmax. In: Proceedings DAC (2000)Google Scholar
- 8.Tutuianu, B., Baldick, R., Johnstone, M.: Nonlinear Driver Models for Timing and Noise Analysis. Transactions IEEE CAD 23 (2004)Google Scholar
- 9.Bai, X., Chandra, R., Dey, S., Srinivas, P.V.: Interconnect Coupling-Aware Driver Modeling in Static Noise Analysis for Nanometer Circuits. Transactions IEEE CAD 23 (2004)Google Scholar
- 10.Chen, W., Gupta, S.K., Breuer, M.: Analytic Models for Crosstalk Excitation and Propagation in VLSI Circuits. Transactions IEEE CAD 21 (2002)Google Scholar