Advertisement

Zephyr: A Static Timing Analyzer Integrated in a Trans-hierarchical Refinement Design Flow

  • Christophe Alexandre
  • Marek Sroka
  • Hugo Clément
  • Christian Masson
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)

Abstract

The evolution of silicon technologies has fundamentally changed the physical design EDA flow, which now has to go through a progressive refinement process where interconnections evolve seamlessly from logic to final detailed routing. Furthermore the level of integration reached makes mandatory the use of hierarchical enabled design methodologies. In this paper, we present Zephyr: an Elmore Delay Static Timing Analysis engine tightly integrated in the open academic Coriolis EDA physical design platform on which tools act as algorithmic engines operating on an integrated C++ database around which they consistently interact and collaborate. Coriolis provides high level C++ and Python APIs and a unified and consistent hierarchical VLSI data model through all the design steps from logic down to final layout. We discuss here more specifically the integration issues and concepts used to support timing analysis through the progressive refinement of hierarchical designs.

Keywords

Critical Path Steiner Tree Physical Design Hierarchical Design Trace Process 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
  2. 2.
    Adya, S.N., et al.: Benchmarking for large-scale placement and beyond. In: Proceedings of the 2003 international symposium on Physical design, pp. 95–103. ACM Press, New York (2003)CrossRefGoogle Scholar
  3. 3.
    Xiu, Z., Papa, D.A., Chong, P., Albrecht, C., Kuehlmann, A., Rutenbar, R.A., Markov, I.L.: Early research experience with openaccess gear: an open source development environment for physical design. In: ISPD 2005: Proceedings of the 2005 international symposium on physical design, pp. 94–100. ACM Press, New York (2005)CrossRefGoogle Scholar
  4. 4.
  5. 5.
    Alexandre, C., Clement, H., Chaput, J.P., Sroka, M., Masson, C., Escassut, R.: Tsunami: An integrated timing-driven place and route research platform. In: DATE 2005: Proceedings of the conference on Design, Automation and Test in Europe, pp. 920–921. IEEE Computer Society, Los Alamitos (2005)Google Scholar
  6. 6.
  7. 7.
    Abou-Seido, A.I., Nowak, B., Chu, C.: Fitted elmore delay: a simple and accurate interconnect delay model. IEEE Trans. Very Large Scale Integr. Syst. 12(7), 691–696 (2004)CrossRefGoogle Scholar
  8. 8.
    Kong, T.T.: A novel net weighting algorithm for timing-driven placement. In: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, pp. 172–176. ACM Press, New York (2002)Google Scholar
  9. 9.

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Christophe Alexandre
    • 1
  • Marek Sroka
    • 1
  • Hugo Clément
    • 1
  • Christian Masson
    • 1
  1. 1.Laboratoire LIP6Université Paris VIParisFrance

Personalised recommendations