Reducing Energy Dissipation of Wireless Sensor Processors Using Silent-Store-Filtering MoteCache

  • Gurhan Kucuk
  • Can Basaran
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)


Wireless sensor networks (WSNs) gained increasing interests in recent years; since, they allow wide range of applications from environmental monitoring, to military and medical applications. As most of the sensor nodes (a.k.a. motes) are battery operated, they have limited lifetime, and user intervention is not feasible for most of the WSN applications. This study proposes a technique to reduce the energy dissipation of the processor component of the sensor nodes. We utilize a tiny cache-like structure called MoteCache between the CPU and the SRAM to cache the most recently used data values as well as to filter silent-store instructions which write values that exactly match the values that are already stored at the memory address that is being written. A typical WSN application may sense and work on constant data values for long durations, when the environmental conditions are not changing rapidly. This common behavior of WSN applications considerably improves our energy savings. The optimal configuration of MoteCache reduces the total node energy by 24.7% on the average across a variety of simulated sensor benchmarks. The average lifetime of the nodes is also improved by 46% on the average for processor-intensive applications. Using the proposed technique, the lifetime of the nodes that run communication-intensive applications, such as TinyDB and Surge, is also improved as much as 14%.


Sensor Network Sensor Node Wireless Sensor Network Clock Cycle Cache Structure 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Hill, J., Szewczyk, R., Woo, A., Hollar, S., Culler, D., Pister, K.: System Architecture Directions for Networked Sensors. In: Proc. of the 9th Int’l. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 93–104. ACM Press, New York (2000)CrossRefGoogle Scholar
  2. 2.
    Conner, W.S., Chhabra, J., Yarvis, M., Krishnamurthy, L.: Experimental Evaluation of Synchronization and Topology Control for In-Building Sensor Network Applications. In: Proc. of WSNA 2003 (September 2003)Google Scholar
  3. 3.
    Madden, S., Franklin, M.J., Hellerstein, J.M., Hong, W.: TinyDB: An Acquisitional Query Processing System for Sensor Networks. In: ACM TODS (2005)Google Scholar
  4. 4.
    Polastre, J.R.: Design and Implementation of Wireless Sensor Networks for Habitat Monitoring, Research Project, University of California, Berkeley (2003) Google Scholar
  5. 5.
    Ekanayake, V., et al.: An Ultra Low-Power Processor for Sensor Networks. In: Proc. ASPLOS (October 2004)Google Scholar
  6. 6.
    Hempstead, M., et al.: An Ultra Low Power System Architecture for Sensor Network Applications. In: The Proc. of 32nd ISCA 2005, Wisconsin, USA (2005)Google Scholar
  7. 7.
    Warneke, B.A., Pister, K.S.: An Ultra-Low Energy Microcontroller for Smart Dust Wireless Sensor Networks. In: Proc. ISSCC (January 2005)Google Scholar
  8. 8.
    Lepak, K.M., Bell, G.B., Lipasti, M.H.: Silent Stores and Store Value Locality. IEEE Transactions on Computers 11(50) (November 2001)Google Scholar
  9. 9.
    Crossbow Technology, Inc.,
  10. 10.
    Atmel 8-bit AVR Microcontroller with 128K Bytes In-System Programmable Flash,
  11. 11.
    Ghose, K., Kamble, M.: Reducing Power in Superscalar Processor Caches Using Sub-banking, Multiple Line Buffers and Bit-Line Segmentation. In: ISLPED 1999, pp. 70–75 (1999)Google Scholar
  12. 12.
    Kucuk, G., Ergin, O., Ponomarev, D.V., Ghose, K.: Energy Efficient Register Renaming. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 219–228. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  13. 13.
    Ponomarev, D., et al.: Energy-Efficient Comparators for Superscalar Datapaths. IEEE Transactions on Computers 53(7), 892–904 (2004)CrossRefGoogle Scholar
  14. 14.
    Titzer, B., et al.: Avrora: Scalable Sensor Network Simulation with Precise Timing. In: 4th International Conference on Information Processing in Sensor Networks (2005)Google Scholar
  15. 15.
    Numerical recipes in C, Cornell University, Online book,

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Gurhan Kucuk
    • 1
  • Can Basaran
    • 1
  1. 1.Department of Computer EngineeringYeditepe UniversityIstanbulTurkey

Personalised recommendations