Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective

  • A. Chakraborty
  • K. Duraisami
  • A. Sathanur
  • P. Sithambaram
  • A. Macii
  • E. Macii
  • M. Poncino
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4148)


High performance VLSI designs require strict control over clock skew since skew directly impacts the cycle time calculation. For nano-meter CMOS designs, clock-skew and signal integrity are tremendously affected by process and temperature variations. A successful high performance VLSI design should not only aim to minimize the clock skew, but also control it while the chip is running. The issues rising out of temperature variations are particularly tough to tackle because of its dynamic, run-time nature. Although techniques for clock skew management/tuning due to temperature do exist in literature, they have mainly focused on how to solve skew issues, and have usually regarded the implementation of the thermal management scheme as a secondary problem.

In this work we focus on the implementation issues involved in the implementation of a thermal management unit (TMU) relative to a skew management scheme based on the insertion of variable delay buffers (VDBs). We demonstrate the feasibility of the VDB-based methodology, and compare different implementation styles, showing that the most efficient TMU can be implemented with negligible overhead in various physical level metrics (0.67% in area, 0.62% in wire-length, 0.33% in power, and 0.37% in via-number).


Dynamic Management Power Overhead Clock Tree Clock Distribution Clock Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Skadron, K., et al.: Temperature-Aware Computer Systems: Opportunities and Challenges. IEEE Micro 23(6), 52–61 (2003)CrossRefGoogle Scholar
  2. 2.
    Borkar, S., et al.: Parameter Variation and Impact on Circuits and Microarchitectures. In: DAC 2003, IEEE Design Automation Conference, June 2003, pp. 338–342 (2003)Google Scholar
  3. 3.
    Brooks, D., Martonosi, M.: Dynamic thermal management for high-performance microprocessors. In: HPCA 2001, High-Performance Computer Architecture, January 2001, pp. 171–182 (2001)Google Scholar
  4. 4.
    Srinivasan, J., Adve, S.V.: Predictive Dynamic Thermal Management for Multimedia Applications. In: ICS 2003, International Conference on Supercomputing (June 2003)Google Scholar
  5. 5.
    Skadron, K.: Hybrid architectural dynamic thermal management. In: DATE 2004 Design Automation and Test in Europe Conference, February 2004, pp. 10–15 (2004)Google Scholar
  6. 6.
    Ajami, A.H., Banerjee, K., Pedram, M.: Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI interconnects. IEEE Transactions on CAD 24(6), 849–861 (2005)Google Scholar
  7. 7.
    Cho, M., Ahmed, S., Pan, D.Z.: TACO: Temperature Aware Clock-tree Optimization. In: ICCAD 2005, International Conference on Computer-Aided Design, November 2005, pp. 582–587 (2005)Google Scholar
  8. 8.
    Chakraborty, A., Sithambaram, P., Duraisami, K., Poncino, M., Macii, A., Macii, E.: Thermal Resilient Bounded-Skew Clock-Tree Optimization Methodology. In: DATE 2006: IEEE Design Automation and Test in Europe, Munich, Germany (March 2006)Google Scholar
  9. 9.
    Chakraborty, A., Sithambaram, P., Duraisami, K., Poncino, M., Macii, A., Macii, E.: Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers. In: ISLPED 2006, Tegernsee, Germany (October 2006) (accepted for publication)Google Scholar
  10. 10.
    Tsai, J.-L., Baik, D., Chen, C.C.-P., Saluja, K.K.: A Yield Improvement Methodology Using Pre- and Post-silicon Statistical Clock Scheduling. In: ICCAD 2004, International Conference on Computer-Aided Design, November 2004, pp. 611–618 (2004)Google Scholar
  11. 11.
    Tsai, J.-L., Zhang, L., Chen, C.: Statistical Timing Analysis Driven Post-Silicon-Tunable Clock-Tree Synthesis. In: ICCAD 2005, International Conference on Computer-Aided Design, November 2005, pp. 575–581 (2005)Google Scholar
  12. 12.
    Tsay, R.S.: Exact Zero Skew Clock Routing. In: ICCAD 1991, International Conference on Computer-Aided Design, November 1991, pp. 336–339 (1991)Google Scholar
  13. 13.
    Chao, T.H., Hsu, Y.-C., Ho, J.-M., Boese, K.D., Kahng, A.B.: Zero Skew Clock Routing with Minimum Wirelength. IEEE Transactions on Circuits and Systems II 39(11), 799–814 (1992)MATHCrossRefGoogle Scholar
  14. 14.
    Cong, J., Koh, C.K.: Minimum-Cost Bounded-Skew Clock Routing. In: ISCAS 1995, IEEE International Symposium on Circuits and Systems, May 1995, pp. 215–218 (1995)Google Scholar
  15. 15.
    Huang, D.J.H., Kahng, A.B., Tsao, C.-H.A.: On the Bounded-Skew Clock and Steiner Routing Problems. In: DAC 1995, IEEE Design Automation Conference, June 1995, pp. 508–513 (1995)Google Scholar
  16. 16.
    Chen, Y.P., Wang, D.F.: An algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion. In: EDTC 1996, March 1996, pp. 230–236 (1996)Google Scholar
  17. 17.
    Tsai, J.-L., Chen, T.-H., Chen, C.C.-P.: Zero Skew Clock Tree Optimization with Buffer insertion/sizing and wire sizing. IEEE Transactions on CAD 23(4), 565–572 (2004)MathSciNetGoogle Scholar
  18. 18.
    Tam, S., et al.: Clock generation and distribution for the first IA-64 microprocessor. IEEE Journal of Solid-State Circuits 35(11), 1545–1552 (2000)CrossRefMathSciNetGoogle Scholar
  19. 19.
    Takahashi, E., Kasai, Y., Murakawa, M., Higuchi, T.: A post-silicon clock timing adjustment using genetic algorithms. In: VLSI 2003 Symposium on VLSI circuits, pp. 13–16 (2003)Google Scholar
  20. 20.

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • A. Chakraborty
    • 1
  • K. Duraisami
    • 1
  • A. Sathanur
    • 1
  • P. Sithambaram
    • 1
  • A. Macii
    • 1
  • E. Macii
    • 1
  • M. Poncino
    • 1
  1. 1.Dipartimento di Automatica e InformaticaPolitecnico di TorinoTorinoItaly

Personalised recommendations