An adiabatic charge-pump based charge recycling design was proposed in [1]. It was shown to save upto 15% energy on several DSP systems with no performance loss. In this paper, we illustrate new charge source multiplexing techniques that are especially targeted towards SRAM arrays. The trigger control mechanism for charge sharing, additionally, can be derived from the application level characteristics rather than from circuit level attributes. These two methods help minimize the charge sharing energy dissipation. The SPICE level simulation results show that the proposed scheme reduces energy consumption in L2 caches by 24.9% with no performance loss.


Leakage Current Charge Pump Area Overhead SRAM Cell Charge Sharing 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Manne, V., Tyagi, A.: An Adiabatic Charge Pump Based Charge Recycling Design Style. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 299–308. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  2. 2.
    Pylarinos, L.: Charge Pumps: An Overview. In: Rogers Sr., E.S. (ed.) Department of Electrical and Computer Engineering, University of TorontoGoogle Scholar
  3. 3.
    Dickson, J.: On-chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique. IEEE Journal of Solid-State Circuits 11(6), 374–378 (1976)CrossRefGoogle Scholar
  4. 4.
    International Technology Roadmap for Semiconductors, 2003 Edition (2004 Update), Executive Summary, URL:
  5. 5.
    Berkeley Predictive Technology Model, URL:; Now known as Predictive Technology Model, URL:
  6. 6.
    Star-HSPICE 2001.4 Avant! CorporationGoogle Scholar
  7. 7.
    Hp-Compaq CorporationGoogle Scholar
  8. 8.
    Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Sciences Department Technical report #1342. University of Wisconsin-Madison (June 1997)Google Scholar
  9. 9.
    Standard Performance Evaluation Corporation, URL:
  10. 10.
    NEC Electronics eDRAM Process Advantages, URL:
  11. 11.
    Wilton, S.J.E., Jouppi, N.P.: An Enhanced Access and Cycle Time Model for On-Chip Caches. WRL Research Technical Report 93/5 (July 1994)Google Scholar
  12. 12.
    Roy, K., Prasad, S.C.: Low-Power CMOS VLSI Circuit Design. John Wiley & Sons, INC., Chichester (2000)Google Scholar
  13. 13.
    Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling. In: Proceedings of 40th Design Automation Conference (DAC 2003), pp. 169–174 (2003)Google Scholar
  14. 14.
    Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufman, CA (2003)Google Scholar
  15. 15.
    Rabey, J., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits. Prentice Hall, Englewood Cliffs (2003)Google Scholar
  16. 16.
    Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proceedings of 29th Annual International Symposium on Computer Architecture, pp. 148–157. IEEE CS Press, Los Alamitos (2002)CrossRefGoogle Scholar
  17. 17.
    Gomathisankaran, M., Tyagi, A.: WARM Sram: A novel scheme to reduce leakage energy in SRAM Arrays. In: ISVLSI 2004 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Ka-Ming Keung
    • 1
  • Akhilesh Tyagi
    • 1
  1. 1.Electrical and Computer EngineeringIowa State UniversityAmesUSA

Personalised recommendations