A Time Multiplexing Architecture for Inter-neuron Communications
This paper presents a hardware implementation of a Time Multiplexing Architecture (TMA) that can interconnect arrays of neurons in an Artificial Neural Network (ANN) using a single metal wire. The approach exploits the relative slow operational speed of the biological system by using fast digital hardware to sequentially sample neurons in a layer and transmit the associated spikes to neurons in other layers. The motivation for this work is to develop minimal area inter-neuron communication hardware. An estimate of the density of on-chip neurons afforded by this approach is presented. The paper verifies the operation of the TMA and investigates pulse transmission errors as a function of the sampling rate. Simulations using the Xilinx System Generator (XSG) package demonstrate that the effect of these errors on the performance of an SNN, pre-trained to solve the XOR problem, is negligible if the sampling frequency is sufficiently high.
KeywordsHardware Implementation Output Neuron Input Neuron Neuron Layer Firing Time
Unable to display preview. Download preview PDF.
- 3.Liu, S.C., Kramer, J., Indiveri, G., Delbruck, T., Burg, T., Douglas, R.: Orientation-selective VLSI Spiking Neurons, Neural Networks. Special Issue on Spiking Neurons in Neuroscience and Technology 14(6-7), 629–643 (2001)Google Scholar
- 6.Maass, W.: Computation with Spiking Neurons: the Handbook of Brain Theory and Neural Networks. MIT Press, Cambridge (1998)Google Scholar
- 7.Noory, B., Groza, V.: A Reconfigurable Approach to Hardware Implementation of Neural Networks, IEEE CCECE 2003. Canadian Conference on Electrical and Computer Engineering 3(4-7), 1861–1864 (2003)Google Scholar
- 8.Chun, L., Shi, B., Chen, L.: Hardware Implementation of an Expandable On-chip Learning Neural Network with 8-Neuron and 64-Synapse. In: TENCON 2002. Proceedings 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering, October 2002, vol. 3, pp. 28–31 (2002)Google Scholar
- 9.Miki, T. (ed.): Brainware: Bio-Inspired Architectures and its Hardware Implementation. World Scientific Publishing Co. Ltd, Singapore (2001)Google Scholar
- 12.Tu, S.-W., Jou, J.-Y., Chang, Y.-W.: RLC Coupling-Aware Simulation for On-Chip Buses and their Encoding for Delay Reduction. In: 2005 ISCAS IEEE International Symposium on Circuits and Systems, 23-26 May 2005, vol. 4, pp. 4134–4137 (2005)Google Scholar
- 13.Chicca, E., Badoni, D., Dante, V., D’Andreagiovanni, M., Salina, G., Carota, L., Fusi, S., Del Giudice, P.: A VLSI Recurrent Network of Integrate and Fire Neurons Connected by Plastic Synapses with Long Term Memory. IEEE Trans. on Neural Networks 14(5) (September 2003)Google Scholar