Advertisement

Towards a Cost-Effective Interconnection Network Architecture with QoS and Congestion Management Support

  • A. Martínez
  • P. J. García
  • F. J. Alfaro
  • J. L. Sánchez
  • J. Flich
  • F. J. Quiles
  • J. Duato
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4128)

Abstract

Congestion management and quality of service (QoS) provision are two important issues in current network design. The most popular techniques proposed for both issues require the existence of specific resources in the interconnection network, usually a high number of separate queues at switch ports. Therefore, the implementation of these techniques is expensive or even infeasible. However, two novel, efficient, and cost-effective techniques for provision of QoS and for congestion management have been proposed recently. In this paper, we combine those techniques to build a single interconnection network architecture, providing an excellent performance while reducing the number of required resources.

Keywords

Service Level Connection Admission Control Congestion Management Switch Port Multistage Interconnection Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Minkenberg, C., Abel, F., Gusat, M., Luijten, R.P., Denzel, W.: Current issues in packet switch design. In: ACM SIGCOMM Computer Communication Review (2003)Google Scholar
  2. 2.
    Martínez, A., Alfaro, F.J., Sánchez, J.L., Duato, J.: Providing full QoS support in clusters using only two VCs at the switches. In: Proceedings of the 12th International Conference on High Performance Computing (HiPC) (2005), Available at http://www.i3a.uclm.es/documentos/2/congresos/Congreso2_134_HiPC05.pdf
  3. 3.
    Duato, J., Johnson, I., Flich, J., Naven, F., García, P., Nachiondo, T.: A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. In: Proceedings of the 11th Symposium on High Performance Computer Architecture (HPCA) (2005)Google Scholar
  4. 4.
    García, P., Flich, J., Duato, J., Johnson, I., Quiles, F., Naven, F.: Dynamic evolution of congestion trees: Analysis and impact on switch architecture. In: Conte, T., Navarro, N., Hwu, W.-m.W., Valero, M., Ungerer, T. (eds.) HiPEAC 2005. LNCS, vol. 3793, pp. 266–285. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  5. 5.
    Wang, M., Siegel, H.J., Nichols, M.A., Abraham, S.: Using a multipath network for reducing the effects of hot spots. IEEE Transactions on Parallel and Distributed Systems 6, 252–268 (1995)CrossRefGoogle Scholar
  6. 6.
    Thottetodi, M., Lebeck, A., Mukherjee, S.: Self-tuned congestion control for multiprocessor networks. In: Proc. of 7th. Int. Symp. on High Performance Computer Architecture (2001)Google Scholar
  7. 7.
    Dally, W., Carvey, P., Dennison, L.: Architecture of the Avici terabit switch/router. In: Proceedings of the 6th Symposium on Hot Interconnects (1998)Google Scholar
  8. 8.
    Tamir, Y., Frazier, G.: Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Transactions on Computers 41 (1992)Google Scholar
  9. 9.
    Smai, A., Thorelli, L.: Global reactive congestion control in multicomputer networks. In: Proc. 5th Int. Conference on High Performance Computing (1998)Google Scholar
  10. 10.
    Anderson, T., Owicki, S., Saxe, J., Thacker, C.: High-speed switch scheduling for local-area networks. ACM Transactions on Computer Systems 11, 319–352 (1993)CrossRefGoogle Scholar
  11. 11.
    Advanced Switching Interconnect Special Interest Group: Advanced Switching Core Architecture Specification. Revision 1.1 (2005)Google Scholar
  12. 12.
    InfiniBand Trade Association: InfiniBand architecture specification volume 1. Release 1.0 (2000)Google Scholar
  13. 13.
    Chrysos, N., Katevenis, M.: Multiple priorities in a two-lane buffered crossbar. In: Proceedings of the IEEE Globecom 2004 Conference (2004)Google Scholar
  14. 14.
    Simos, D.: Design of a 32x32 variable-packet-size buffered crossbar switch chip. Technical Report FORTH-ICS/TR-339, Inst. of Computer Science, FORTH (2004), http://archvlsi.ics.forth.gr/bufxbar/
  15. 15.
    Virtual Silicon Technology, Inc.: eSi-RAM/2Ptm Two-port register file SRAM. Data Sheet (2004)Google Scholar
  16. 16.
    Jain, R.: The art of computer system performance analysis: techniques for experimental design, measurement, simulation and modeling. John Wiley and Sons, Inc., Chichester (1991)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • A. Martínez
    • 1
  • P. J. García
    • 1
  • F. J. Alfaro
    • 1
  • J. L. Sánchez
    • 1
  • J. Flich
    • 2
  • F. J. Quiles
    • 1
  • J. Duato
    • 2
  1. 1.Departamento de Sistemas Informáticos, Escuela Politécnica SuperiorUniversidad de Castilla-La ManchaAlbaceteSpain
  2. 2.Dept. de Informática de Sistemas y Computadores, Facultad de InformáicaUniversidad Politécnica de ValenciaValenciaSpain

Personalised recommendations