Advertisement

FPGA Implementation of a Prototype Hierarchical Control Network for Large-Scale Signal Processing Applications

  • Jérôme Lemaitre
  • Ed Deprettere
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4128)

Abstract

The performance of a high throughput and large-scale signal processing system must not be compromised by the control and monitoring flow that is inherently part of the system. In particular, the interfacing of data flow and control flow components should be such that control does not obstruct the signal flow that is of higher priority. We assume that the signal processing is modeled as a distributed hierarchy of data flow networks, and that the control and monitoring is modeled as a distributed hierarchy of communicating Finite State Machines. The interfaces between leaf-nodes of the control and monitoring network, and the signal processing nodes in the dataflow networks are specified in such a way that the semantics of both network types are preserved. In this paper, we present the prototyping of a control network and its interfacing with a data flow network in a FPGA-based platform, and we analyze the performance of the interfacing in a case study. The HDL code that is involved in the interfaces is generated in a semi-automated way.

Keywords

Control Network Control Packet FPGA Implementation Radio Frequency Interference Hardware Description Language 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bhattacharya, B., Bhattacharyya, S.: Parameterized Dataflow Modeling of DSP Systems. In: Proc. of the Intl. Conf. on Acoustics, Speech, and Signal Processing (ASSP 2000), Istanbul, Turkey (June 2000)Google Scholar
  2. 2.
    Bhattacharya, B., Bhattacharyya, S.: Quasi-static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems. In: Proc. of the Intl. Workshop on Rapid System Prototyping (RSP 2000), Paris, France (June 2000)Google Scholar
  3. 3.
    Strehl, K., Thiele, L., Gries, M., Ziegenbein, D., Ernst, R., Teich, J.: FunState - An Internal Design Representation for Codesign. IEEE Trans. on VLSI Systems (2001)Google Scholar
  4. 4.
    Nikolov, H., Stefanov, T., Deprettere, E.: Modeling and FPGA Implementation of Applications using Parameterized Process Networks with Non-Static Parameters. In: Proc. of the Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), Napa, California, USA (April 2005)Google Scholar
  5. 5.
    Rutten, M., Pol, E.-J., van Eijnhoven, J., Walters, K., Essink, G.: Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. In: SPIE Electronic Imaging: Embedded processors for Multimedia and Communications II, San Jose, CA, USA, January, vol. 5683 (2005)Google Scholar
  6. 6.
    van der Wolf, P., de Kock, E., Henriksson, T., Kruijtzer, W., Essink, G.: Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach. In: CODES+ISS 2004, Stockholm, Sweden (September 2004)Google Scholar
  7. 7.
    Lemaitre, J., Alliot, S., Deprettere, E.: Behavioral specification of control interface for signal processing applications. In: Proc. of the Intl. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP 2005), Samos, Greece (July 2005)Google Scholar
  8. 8.
    Kienhuis, B., Deprettere, E.: Modelling stream-based applications using the SBF model of computation. Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 34(3), 291–300 (2003)MATHCrossRefGoogle Scholar
  9. 9.
    Derrien, S., Turjan, A., Zissulescu, C., Kienhuis, B., Deprettere, E.: Deriving Efficient Control in Process Networks with Compaan/laura. International Journal of Embedded Systems 1(7) (2005)Google Scholar
  10. 10.
    Lemaitre, J., Alliot, S., Deprettere, E.: Requirements for interfacing IP-components in re-configurable platforms. Journal of VLSI Signal Processing-Systems for Signal, Image and Video Technology 43(2) (2006)Google Scholar
  11. 11.
    L’Hours, L.: Generating Efficient Custom FPGA Soft-Cores for Control Dominated Applications. In: Proc. of the IEEE conference on Application-Specific Systems, Architectures, and Processors (ASAP 2005), Samos, Greece (July 2005)Google Scholar
  12. 12.
    Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP Congress 1974, North-Holland Publishing Co, Amsterdam (1974)Google Scholar
  13. 13.
    Labrosse, J.: MicroC/OS-II, The Real-Time Kernel, 2nd edn. CMP Books (2002)Google Scholar
  14. 14.
    Boonstra, A.J.: Radio Frequency Interference Mitigation in Radio Astronomy, PhD thesis, T.U. Delft, The Netherlands (June 2005)Google Scholar
  15. 15.
    SKA, The Square Kilometre Array radiotelescope: http://www.skatelescope.org
  16. 16.
  17. 17.
  18. 18.

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Jérôme Lemaitre
    • 1
  • Ed Deprettere
    • 2
  1. 1.ASTRONDwingelooThe Netherlands
  2. 2.LIACSLeiden universityLeidenThe Netherlands

Personalised recommendations