Advertisement

UML Based Evaluation of Reconfigurable Shape Adaptive DCT for Embedded Stream Processing

  • Xianhui He
  • Yongxin Zhu
  • Zhenxin Sun
  • Yuzhuo Fu
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4097)

Abstract

Multimedia stream standards evolve rapidly as stream applications prosper in embedded systems. A key component of standards, discrete cosine transform is being replaced by SA-DCT, whose complexity results in a large design space. The paper describes a UML 2.0 based design approach to quick evaluation of SA-DCT implementations containing both hardware and software, which are hard to describe and verify in C, Verilog and VHDL. Using the approach, we manage to study the partitioning, reconfigurability as well as performance and hardware cost. The design specifications in UML can be translated into SystemC models consisting of simulators and synthesizable code under proper style constraints. The paper demonstrates the feasibility of quick specifications, verification, evaluation and generation of embedded system designs.

Keywords

Program Memory Execution Cycle Distribute Arithmetic Hardware Utilization Base Design Approach 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Apache_Jakarta_Project_Group. User guide to velocity template engine[online]. (2005), http://jakarta.apache.org/velocity/docs/user-guide.html
  2. 2.
    Bruschi, F.: A systemc based design flow starting from uml models. In: The 6th European SystemC users Group Meeting (2002)Google Scholar
  3. 3.
    Chang, T.S., Kung, C.S., Jen, C.: Hardware-efficient dft designs with cyclic convolution and subexpression sharing (September 2000)Google Scholar
  4. 4.
    Chang, T.S., Kung, C.S., Jen, C.: A simple processor core design for dct/idct (2000)Google Scholar
  5. 5.
    Chen, K.-H., Guo, J.-I., Wang, J.-S., Yeh, C.-W., Chen, J.-W.: An energy-aware ip core design for the variable-length dct/idct targeting at mpeg4 shape-adaptive transforms (2005)Google Scholar
  6. 6.
    Chen, K.-H., Guo, J.-I., Wang, J.-S., Yeh, C.-W., Chen, T.-F.: A power-aware ip core design for the variable-length dct/idct targeting at mpeg4 shape-adaptive transforms. In: The IEEE ISCAS, pp. 141–144 (2004)Google Scholar
  7. 7.
    Gause, J., Cheung, P., Luk, W.: Reconfigurable computing for shape-adaptive video processing. IEE proc.-comput. digit. tech. 151(5) (2004)Google Scholar
  8. 8.
    JDOM_Project_Group. Jdom and xml parsing[online] (2002), http://www.jdom.org/downloads/docs.html
  9. 9.
    Kinane, A., Muresana, V., OConnora, N.: An optimal adder-based hardware architecture for the dct/sa-dct (2005)Google Scholar
  10. 10.
    Lavagno, L., Martin, G., Selic, B.: Uml for Real: Design of Embedded Real-Time Systems. Kluwer Academic Publishers, Dordrecht (2003)MATHGoogle Scholar
  11. 11.
    Le, T., Glesner, M.: Flexible architectures for dct of variable-length targeting shape-adaptive transform. IEEE transactions on circuits and systems for video technology 10(8) (2000)Google Scholar
  12. 12.
    Nguyen, K., Sun, Z., Thiagarajan, P., Wong, W.: Model-driven soc design via executable uml to systemc. In: The 25th IEEE Int’l Real-Time Systems Symp. pp. 459–468 (2004)Google Scholar
  13. 13.
    Sikora, T., Makai, B.: Shape-adaptive dct for generic coding of video. IEEE transactions on circuits and systems for video technology 5(1) (2002)Google Scholar
  14. 14.
    Sun, Z., Wong, W., Zhu, Y., Pilakka, S.: Design of clocked circuits using uml. In: Design Automation Conference, Proceedings of the ASP-DAC 2005. Asia and South Pacific, vol. 2, pp. 901–904 (2005)Google Scholar
  15. 15.
    Synopsys_Inc. Cocentric systemc compiler rtl user and modeling guide. In: Synopsys Incorporation (2003)Google Scholar
  16. 16.
    Tan, W.H., Thiagarajan, P.S., Wong, W.F., Zhu, Y., Pilakkat, S.K.: Synthesizable systemc code from uml models. In: UML for Soc Design, DAC 2004 Workshop (June 2004), http://www.comp.nus.edu.sg/~zhuyx/usoc04.pdf
  17. 17.
    Tseng, P.-C., Haung, C.-T., Chen, L.-G.: Reconfigurable discrete cosine transform processor for object-based video signal processing. In: The IEEE ISCAS, pp. 353–356 (2004)Google Scholar
  18. 18.
    Zhu, Q., Matsuda, A., Shoji, M.: An object-oriented design process for system-on-chip using uml. In: The 15th Int’l Symp. on System Synthesis, pp. 249–254 (2002)Google Scholar
  19. 19.
    Zhu, Y., Sun, Z., Maxiaguine, A., Wong, W.: Using uml 2.0 for system level design of real time soc platform for stream processing. In: IEEE 11th Int’l conference on Embedded and Real-Time Computing Systems and Applications, pp. 154–159 (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Xianhui He
    • 1
  • Yongxin Zhu
    • 1
  • Zhenxin Sun
    • 2
  • Yuzhuo Fu
    • 1
  1. 1.School of MicroelectronicsShanghai Jiao Tong University 
  2. 2.School of ComputingNational University of Singapore 

Personalised recommendations