Abstract
The hardware-software automated partitioning of a RTOS in the SoC (SoC-RTOS partitioning) is a crucial step in the hardware-software co-design of SoC. First, a new model for SoC-RTOS partitioning is introduced in this paper, which can help in understanding the essence of the SoC-RTOS partitioning. Second, a discrete Hopfield neural network approach for implementing the SoC-RTOS partitioning is proposed, where a novel energy function, operating equation and coefficients of the neural network are redefined. Third, simulations are carried out with comparisons to the genetic algorithm and ant algorithm in the performance and search time used. Experimental results demonstrate the feasibility and effectiveness of the proposed method.
Chapter PDF
Similar content being viewed by others
References
Wolf, W.: A Decade of Hardware/Software Co-design. IEEE Computer 36(4), 38–43 (2003)
Gupta, R.K., De Micheli, G.: Hardware-Software Co-synthesis for Digital Systems. IEEE Design and Test of Computers 10, 29–41 (1993)
Eles, P., Peng, Z., Kuchcinski, K., Doboli, A.: System Level Hardware/Software Partitioning Based on Simulated Annealing And Tabu Search. Design Automation for Embedded Systems 2, 5–32 (1997)
Saha, D., Mitra, R.S., Basu, A.: Hardware/Software Partitioning Using Genetic Algorithm. In: Proc. of Int. Conf. on VLSI Design, pp. 155–159 (1998)
Filho, F.C., Maciel, P., Barros, E.: A Petri Nets Based Approach for Hardware/Software Partitioning. Integrated Circuits and system design 8(6), 72–77 (2001)
Xiong, Z.H., Li, S.K., Chen, J.H.: Hardware/Software Partitioning Based on Dynamic Combination of Genetic Algorithm and Ant Algorithm. Journal of software 16(4), 503–512 (2005)
Arató, P., Juhász, S., Mann, Z.Á., Papp, D.: Hardware-Software Partitioning in Embedded System Design. In: Proceedings of the IEEE International Symposium on Intelligent Signal Processing, pp. 63–69 (2003)
Stitt, G., Lysecky, R., Vahid, F.: Dynamic Hardware/Software Partitioning: A First Approach. In: Design Automation Conference (DAC), pp. 74–81 (2003)
Mooney III, V.J.: Hardware/software Partitioning of Operating System. In: Proceedings of the International Conference on Engineering of Reconfigurable System and Algorithm (ERSA 2003), pp. 31–37 (2003)
Ignios Corporation: SystemWeaver Technology White Paper-MultiCore Enabler (2005), http://www.ignios.com
Jerraya, A.A., Yoo, S., Verest, D., When, N. (eds.): Embedded Software for SoC, pp. 3–11. Kluwer Academic Publishers, Netherlands (2003)
Yu, H., Gajski, D.: RTOS Modeling in System Level Synthesis. CECS Technical Report 02-25, University of California, Irvine (2002)
Tan, T.K., Raghunathan, A., Jha, N.K.: Energy Macromodeling of Embedded Operating Systems. ACM Transactions on Embedded Computing Systems (TECS) 4(1), 231–254 (2005)
Wang, G., Gong, W.R., Kastner, R.: A New Approach for Task Level Computational Resource Bi-partitionging. In: Proc. of the IASTED Int’l Conf. on Parallel and Distributed Computing and Systems (PDCS), pp. 434–444. ACTA Press (2003)
Tamaki, Y., Funabiki, N., Nishikawa, S.: A Binary Neural Network Algorithm for the Graph Partitioning Problem. Electronics and Communications in Japan, Part 3 82(12), 34–42 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Guo, B., Shen, Y., Huang, Y., Li, Z. (2006). A Novel Discrete Hopfield Neural Network Approach for Hardware-Software Partitioning of RTOS in the SoC. In: Zhou, X., et al. Emerging Directions in Embedded and Ubiquitous Computing. EUC 2006. Lecture Notes in Computer Science, vol 4097. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11807964_89
Download citation
DOI: https://doi.org/10.1007/11807964_89
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36850-2
Online ISBN: 978-3-540-36851-9
eBook Packages: Computer ScienceComputer Science (R0)