Super Semi-systolic Array-Based Application-Specific PLD Architecture

  • Jae-Jin Lee
  • Gi-Yong Song
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)


FPGAs have become a critical part of every system design. However, they lag far behind ASICs because of the speed of designs which can be accommodated. Systolic array is an ideal for ASICs because of its massive parallelism with minimum communication overhead, regularity and modularity, but most of commercial FPGAs cannot handle systolic structure with fast sampling rate for their general-purpose architecture nature. Recently, a super-systolic array-based PLD architecture has been proposed. This paper proposes a new PLD architecture targeting a super semi-systolic array — a derivative from a super-systolic array — for application-specific arithmetic operations such as MAC. The proposed super semi-systolic array-based PLD architecture achieves implementation results that are better than those achieved on the super-systolic array-based PLD in terms of hardware complexity and P&R time as well as existing FPGAs in terms of hardware complexity, P&R time and clock speed.


Logic Module Logic Unit Arithmetic Operation Systolic Array Hardware Complexity 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Kung, S.Y.: VLSI Array Processors. Prentice-Hall, Englewood Cliffs (1988)Google Scholar
  2. 2.
    Kung, H.T.: Why Systolic Architectures? IEEE Computers 15(1), 37–46 (1982)CrossRefGoogle Scholar
  3. 3.
    Lee, J.J., Song, G.Y.: Implementation of the Super Systolic Array for Convolution. In: ASP-DAC 2003, pp. 491–494 (2003)Google Scholar
  4. 4.
    Zeidman, B.: Designing with FPGAs and CPLDs. CMP books (2002)Google Scholar
  5. 5.
    Rose, J.S., Francis, R.J., Lewis, D., Chow, P.: Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency. IEEE JSSC 25(5), 1217–1225 (1990)Google Scholar
  6. 6.
    Betz, V., Rose, J.: Automated Generation of FPGA Architectures. In: FPGA 2000, ACM Symp. on FPGAs, pp. 175–186 (2000)Google Scholar
  7. 7.
    Lee, J.J., Song, G.Y.: A New Application-Specific PLD Architecture. IEICE Trans. on Fundamentals E88-A(6), 1425–1433 (2005)CrossRefGoogle Scholar
  8. 8.
    Xilinx, Vertex 2.5V Field Programmable Gate Arrays,

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Jae-Jin Lee
    • 1
  • Gi-Yong Song
    • 1
  1. 1.School of Electrical and Computer EngineeringChungbuk National UniversityCheongjuKorea

Personalised recommendations