Abstract
In this paper an architecture description for reconfigurable architectures is introduced which is not limited on a special architecture or a parameterisable template. The main objective is to adapt a compiler from it to cover different reconfigurable architectures. By means of two examples we will illustrate the applicability of our concept.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Tomiyama, H., Halambi, A., Grun, P., Dutt, N., Nicolau, A.: Architecture Description Languages for Systems-on-Chip Design. In: Proceedings of 6th Asia Pacific Conference on Chip Design Languages, pp. 109–116 (1999)
Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: A Reconfigurable Architecture and Compiler. Computer 33(4), 70–77 (2000)
Köhler, S., Braunes, J., Preußer, T., Zabel, M., Spallek, R.G.: Increasing ILP of RISC-Microprocessors through Control-Flow based Reconfiguration. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 781–790. Springer, Heidelberg (2004)
Mei, B.: A Coarse-Grained Reconfigurable Architecture Template and its Compilation Techniques. PhD thesis, Katholieke Universiteit Leuven (2005)
Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: a Language for Architecture Exploration through Compiler/Simulator Retargetability. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 1999), pp. 485–490 (1999)
Lee, J., Choi, K., Dutt, N.D.: Compilation Approach for Coarse-Grained Reconfigurable Architectures. IEEE Design and Test of Computers 20, 26–33 (2003)
Preußer, T.B., Köhler, S., Spallek, R.G.: Modelling and Simulating Dynamic and Reconfigurable Architectures for Embedded Computing. In: Proceedings of the 5th EUROSIM Congress on Modeling and Simulation (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Braunes, J., Spallek, R.G. (2006). A Compiler-Oriented Architecture Description for Reconfigurable Systems. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_53
Download citation
DOI: https://doi.org/10.1007/11802839_53
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36708-6
Online ISBN: 978-3-540-36863-2
eBook Packages: Computer ScienceComputer Science (R0)