Updates on the Security of FPGAs Against Power Analysis Attacks

  • F. -X. Standaert
  • F. Mace
  • E. Peeters
  • J. -J. Quisquater
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)


This paper reports on the security of cryptographic algorithms implemented on FPGAs against power analysis attacks. We first present some improved experiments against these reconfigurable devices, due to an improved measurement process. Although it is usually believed that FPGAs are noisy targets for such attacks, it is shown that simple power consumption models can nearly perfectly correlate with actual measurements. Then, we evaluate how these correlation values depend on the resources used in the FPGAs. Finally, we investigate the possibility to counteract these attacks by using random pre-charges in the devices and determine how this technique allows a designer to increase the security of an implementation. These results confirm that side-channel attacks present a serious threat for most microelectronic devices, including FPGAs. To conclude, we discuss the security vs. efficiency tradeoffs.


Power Consumption Smart Card Block Cipher FPGA Implementation Power Trace 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Barreto, P., Rijmen, V.: The KHAZAD Legacy-Level Block Cipher, Submission to NESSIE project, available from: http://www.cosic.esat.kuleuven.ac.be/nessie/
  2. 2.
    Brier, E., Clavier, C., Olivier, F.: Correlation Power Analysis with a Leakage Model. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 16–29. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  3. 3.
    Buysschaert, P., De Mulder, E., Örs, S.B., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In: The proceedings of EUROCON 2005 - The International Conference on Computer as a Tool, 4 pages. IEEE, Los Alamitos (2005)Google Scholar
  4. 4.
    Chari, S., Rao, J., Rohatgi, P.: Template Attacks. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 13–28. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  5. 5.
    Fischer, V., Drutarovsky, M.: True Random Number Generator Embedded in Reconfigurable Hardware. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 415–430. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  6. 6.
    Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 398–412. Springer, Heidelberg (1999)Google Scholar
  7. 7.
    National Bureau of Standards, FIPS PUB 46, The Data Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (January 1977)Google Scholar
  8. 8.
    National Bureau of Standards, FIPS 197, Advanced Encryption Standard, Federal Information Processing Standard, NIST, U.S. Dept. of Commerce (November 2001)Google Scholar
  9. 9.
    Malkin, T.G., Standaert, F.-X., Yung, M.: A Comparative Cost/Security Analysis of Fault Attack Countermeasures. In: The proceedings of FDTC 2005, Edinburgh, Scotland (September 2005)Google Scholar
  10. 10.
    Ors, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA – First Experimental Results. In: Cagnoni, S., Gottlieb, J., Hart, E., Middendorf, M., Raidl, G.R. (eds.) EvoIASP 2002, EvoWorkshops 2002, EvoSTIM 2002, EvoCOP 2002, and EvoPlan 2002. LNCS, vol. 2279, pp. 35–50. Springer, Heidelberg (2002)Google Scholar
  11. 11.
    Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Power and Electromagnetic Analysis: Improved Model, Consequences and Comparisons. Integration, the VLSI Journal (to appear) (Spring 2006)Google Scholar
  12. 12.
    Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall International, Englewood Cliffs (1996)Google Scholar
  13. 13.
    Shang, L., Kaviani, A., Bathala, K.: Dynamic Power Consumption in Virtex-2 FPGA Family. In: The proceedings of FPGA 2002, Monterey, California, USA, February 2002, pp. 157–164 (2002)Google Scholar
  14. 14.
    Standaert, F.-X., Ors, S.B., Preneel, B.: Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure? In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 30–44. Springer, Heidelberg (2004)CrossRefGoogle Scholar
  15. 15.
    Standart, F.-X., Peeters, E., Rouvroy, G., Quisquater, J.-J.: Power Analysis Attacks and Countermeasures of Field Programmable Gate Arrays: Recent Results. In: The Proceedings of the IEEE, special issue on Cryptographic Hardware and Embedded Systems (to appear) (Spring 2006)Google Scholar
  16. 16.
    Tiri, K., Verbauwhede, I.: Synthesis of Secure FPGA Implementations, In: The proceedings of the International Workshop on Logic and Synthesis (IWLS 2004), pp. 224-231 (June 2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • F. -X. Standaert
    • 1
  • F. Mace
    • 1
  • E. Peeters
    • 1
  • J. -J. Quisquater
    • 1
  1. 1.UCL Crypto GroupLouvain-la-NeuveBelgium

Personalised recommendations