Advertisement

Generic Network Interfaces for Plug and Play NoC Based Architecture

  • Sanjay Pratap Singh
  • Shilpa Bhoj
  • Dheera Balasubramanian
  • Tanvi Nagda
  • Dinesh Bhatia
  • Poras Balsara
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)

Abstract

The emergence of the Network on chip (NoC) as a communication backbone for System on chip (SoC) based designs requires standardized interfaces for integrating IP (Intellectual Property) cores with diverse communication requirements. These interfaces have to be simple and generic for rapid plug and play implementation with minimal overhead. In this paper we describe the design and implementation of a programmable fabric based Network interface architecture. We have mapped the JPEG compression application on our architecture to demonstrate the feasibility of our design. The network interfaces seamlessly connect existing IP modules (Processor core, JPEG core, Memory core and UART core) to the NoC. The network, IP cores and the network interfaces are implemented on an FPGA device.

Keywords

Data Packet Network Interface Read Module Destination Core Source Core 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    De Micheli, G., Benini, L.: Networks on chips: A new soc paradigm. IEEE Computer 35(1) (2002)Google Scholar
  2. 2.
    B.P.M.R.: Interfacing cores with on-chip packet-switched networks. In: Proceedings of the 16th International Conference on VLSI Design, pp. 382 – 387 (January 2003)Google Scholar
  3. 3.
    Adriahantenaina, A., Charlery, H., Greiner, A., Mortiez, L., Zeferino, C.A.: Spin: a scalable, packet switched, on-chip micronetwork. In: Proc. IEEE Design Automation and Test (2003)Google Scholar
  4. 4.
    Zeferino, C., Susin, A.: Socin: a parametric and scalable network-on-chip. In: Proc. 16th Symposium on Integrated Circuits and Systems Design (September 2003)Google Scholar
  5. 5.
    Zeferino, C., Kreutz, M., Susin, A.A.: Rasoc: a router soft-core for networks-on-chip. In: Proc. Design, Automation and Test in Europe Conference and Exhibition, vol. 3, pp. 198–203 (February 2001)Google Scholar
  6. 6.
    Gurrier, P., Greiner, A.: A generic architecture for on-chip packet switched interconnections. In: Proc. IEEE Design Automation and Test (March 2000)Google Scholar
  7. 7.
    Holsmark, R., Johansson, A., Kumar, S.: On connecting cores to packet switched on-chip networks: A case study with microblaze processor cores. In: IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (April 2004)Google Scholar
  8. 8.
    Dielissen, J., Radulescu, A., Goossens, K., Rijpkema, E.: Concepts and implementation of the philips network-on-chip. In: IP-SOC Workshop (November 2003)Google Scholar
  9. 9.
    Ni, L.M., McKinley, P.K.: A survey of wormhole routing techniques in direct networks. IEEE Transaction on Computers, 62–76 (February 1993)Google Scholar
  10. 10.
    Wallace, G.K.: The jpeg still picture compression standard. IEEE Transactions on Comsumer Electronics 38(1), xviii–xxxiv (1992)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Sanjay Pratap Singh
    • 1
  • Shilpa Bhoj
    • 1
  • Dheera Balasubramanian
    • 1
  • Tanvi Nagda
    • 1
  • Dinesh Bhatia
    • 1
  • Poras Balsara
    • 1
  1. 1.Center for Integrated Circuits and SystemsUniversity of TexasDallasUSA

Personalised recommendations