Architecture Based on FPGA’s for Real-Time Image Processing
In this paper an architecture based on FPGA’s for real time image processing is described. The system is composed of a high resolution (1280×1024) CMOS sensor connected to a FPGA that will be in charge of acquiring images from the sensor and controlling it too. A PC sends certain orders and parameters, configured by the user, to the FPGA. The connexion between the PC and the FPGA is made through the parallel port. On the other hand, the resolution of the captured image, as well as the selection of a window of interest inside the image, are configured by the user in the PC. Finally, a system to make the convolution between the captured image and a nxn-mask is shown.
KeywordsMemory Controller Parallel Port CMOS Sensor Digital Image Sensor High Resolution Sensor
Unable to display preview. Download preview PDF.
- 2.Hamid, G.: An FPGA-Bases Coprocessor for Image Processing. In: IEE Colloquium on Integrated Imaging Sensors and Processing, pp. 6/1–6/4 (1994)Google Scholar
- 3.Datasheets 1.3 Megapixel CMOS Active pixel digital image sensor: MT9M413Google Scholar
- 4.Usselmann, R.: USB Function IP Core Rev. 1.5 (2002), www.opencores.org
- 5.Bravo, I., Hernandez, A., Gardel, A., Mateos, R., Lazaro, J.L., Diaz, V.: Different proposals to the multiplication of 3/spl times/3 vision mask in VHDL for FPGA’s. In: Proceedings of IEEE Conference on Emerging Technologies and Factory Automation, ETFA 2003, vol. 2, pp. 208–211 (2003)Google Scholar