Advertisement

A New VLSI Architecture of Lifting-Based DWT

  • Young-Ho Seo
  • Dong-Wook Kim
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)

Abstract

In this paper, we proposed a new architecture of lifting process for JPEG2000 and implemented it as an ASIC. It includes a new cell-structure that executes a unit lifting calculation to satisfy the property of lifting process of a repetitive arithmetic with a unit process. After the operational sequence of lifting arithmetic was analyzed in detail and the causality was imposed to implement in H/W, the unit cell was optimized. A new simple lifting kernel was organized possible by repeatedly arranging the unit cells and a lifting processor was realized with the kernel for Motion JPEG2000. From the comparison with previous works, we could conclude that the proposed architecture shows excellent properties in considering both the cost and the performance.

Keywords

Lift Scheme VLSI Architecture Pipeline Architecture Unit Arithmetic Lift Process 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Boliek, M., Christopoulos, C., Majani, E.: JPEG2000 part-I fina1 draft international standard: ISO/IEC JTC1/SC29 WG1 (2000)Google Scholar
  2. 2.
    Parhi, K.K., Nishitani, T.: VLSI architectures for discrete wavelet transforms. IEEE Trans. VLSI Syst. 1, 191–202 (1993)CrossRefGoogle Scholar
  3. 3.
    Grzeszczak, A., Mandal, M.K., Panchanathan, S., Yeap, T.: VLSI implementation of discrete wavelet transform. IEEE Trans. VLSI Syst. 4, 421–433 (1996)CrossRefGoogle Scholar
  4. 4.
    Lafruit, G., Nachtergaele, L., Bormans, J., Engels, M., Bolsens, I.: Optimal memory organization for scalable texture codecs in MPEG-4. IEEE Trans. Circuits Syst. Video Technol. 9, 218–243 (1999)CrossRefGoogle Scholar
  5. 5.
    Ferretti, M., Rizzo, D.: A parallel architecture for the 2-D discrete wavelet transform with integer lifting scheme. J. VLSI Signal Processing 28, 165–185 (2001)CrossRefMATHGoogle Scholar
  6. 6.
    Andra, K., Chakrabarti, C., Acharya, T.: A VLSI architecture for lifting-based forward and inverse wavelet transform. IEEE Trans. on Signal Processing 50(4) (2002)Google Scholar
  7. 7.
    Dillen, G., Georis, B., Legat, J.D., Cantineau, O.: Combined Line-Based Architecture for the 5-3 and 9-7 Wavelet Tansform of JPEG 2000. IEEE Transactions on Circuit Syst. Video Technol. 13(9) (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Young-Ho Seo
    • 1
  • Dong-Wook Kim
    • 2
  1. 1.Department of Information and Communication EngineeringHansung UniversitySeoulKorea
  2. 2.Department of Electronic Materials EngineeringKwangwoon UniversitySeoulSouth Korea

Personalised recommendations