Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter

  • Jongwoo Bae
  • Neungsoo Park
  • Seong-Won Lee
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4096)


In this paper we propose a novel deblocking filter architecture using register array structure for standard video codec hardware. The proposed register array consists of multiple sub-macroblocks for a single macroblock and several sub-macroblock registers for the up and left neighboring macroblocks. The operation procedure of the register array is also presented. The proposed register array achieves fast operating speed and small circuit size at the same time.


Internal Memory Shift Operation Filter Operation Hardware Module Deblocking Filter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T) Rec. H.264/ISO/IEC 14 496-10 AVC. Document JVTG050. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG (2003) Google Scholar
  2. 2.
    Wiegand, T., Sullivan, G., Bjntegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13, 560–576 (2003)CrossRefGoogle Scholar
  3. 3.
    Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T.: Video coding with H.264/AVC: Tools, performance, and complexity. IEEE Mag. Circuits and Syst. 4, 7–28 (2004)CrossRefGoogle Scholar
  4. 4.
    List, P., Joch, A., Lainema, J., Bjontegaard, G., Karczewicz, M.: Adaptive deblocking filter. IEEE Trans. Circuits Syst. Video Technol. 13, 614–619 (2003)CrossRefGoogle Scholar
  5. 5.
    Sima, M., Zhang, Y.Z., An, W.: An efficient architecture for adaptive deblocking filter of h.264/AVC video coding. IEEE Trans. Consum. Electron. 50, 292–296 (2004)CrossRefGoogle Scholar
  6. 6.
    Li, L., Goto, S., Ikenaga, T.: A highly parallel architecture for deblocking filter in H.264/AVC. IEICE Trans. Inf. & Syst. E88-D, 1623–1629 (2005)CrossRefGoogle Scholar
  7. 7.
    Huang, Y.W., Chen, T.W., Hsieh, B.Y., Wang, T.C., Chang, T.H., Chen, L.G.: Architecture design for deblocking filter in H.264/JVT/AVC. In: IEEE Proc. Int. Conf. Multimedia and Expo 2003, vol. 1, pp. 693–696 (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Jongwoo Bae
    • 1
  • Neungsoo Park
    • 2
  • Seong-Won Lee
    • 3
  1. 1.System LSI DivisionSamsung Electronics, Co. Ltd.SuwonKorea
  2. 2.Dept. of Computer EngineeringKonkuk UniversityKorea
  3. 3.Dept. of Computer EngineeringKwangwoon UniversityKorea

Personalised recommendations