Fault-Tolerant VLIW Processor Design and Error Coverage Analysis

  • Yung-Yuan Chen
  • Kuen-Long Leu
  • Chao-Sung Yeh
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4096)


In this paper, a general fault-tolerant framework adopting a more rigid fault model for VLIW data paths is proposed. The basic idea used to protect the data paths is that the execution result of each instruction is checked immediately and if errors are discovered, the instruction retry is performed at once to overcome the faults. An experimental architecture is developed and implemented in VHDL to analyze the impacts of our technique on hardware overhead and performance degradation. We also develop a comprehensive fault tolerance verification platform to facilitate the assessment of error coverage for the proposed mechanism. A paramount finding observed from the experiments is that our system is still extremely robust even in a very serious fault scenario. As a result, the proposed fault-tolerant VLIW core is quite suitable for the highly dependable real-time embedded applications.


Error Recovery Fault Injection Soft Error Hardware Overhead Triple Modular Redundancy 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Huck, J., et al.: Introducing the IA-64 Architecture. IEEE Micro 20(5), 12–23 (2000)CrossRefGoogle Scholar
  2. 2.
    Karnik, T., Hazucha, P., Patel, J.: Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes. IEEE Trans. on Dependable and Secure Computing 1(2), 128–143 (2004)CrossRefGoogle Scholar
  3. 3.
    Nickle, J.B., Somani, A.K.: REESE: A Method of Soft Error Detection in Microprocessors. In: DSN 2001, pp. 401–410 (2001)Google Scholar
  4. 4.
    Holm, J.G., Banerjee, P.: Low Cost Concurrent Error Detection in A VLIW Architecture Using Replicated Instructions. In: Intl. Conf. on Parallel Processing, pp. 192–195 (1992)Google Scholar
  5. 5.
    Franklin, M.: A Study of Time Redundant Fault Tolerance Techniques for Superscalar Processors. In: IEEE Intl. Workshop on Defect and Fault Tolerance in VLSI Systems (DFT 1995), pp. 207–215 (1995)Google Scholar
  6. 6.
    Kim, S., Somani, A.K.: SSD: An Affordable Fault Tolerant Architecture for Superscalar Processors. In: Pacific Rim Intl. Symposium. On Dependable Computing, pp. 27–34 (2001)Google Scholar
  7. 7.
    Oh, N., Shirvani, P.P., McCluskey, E.J.: Error Detection by Duplicated Instructions in Super-Scalar Processors. IEEE Trans. on Reliability 51(1), 63–75 (2002)CrossRefGoogle Scholar
  8. 8.
    Bolchini, C.: A Software Methodology for Detecting Hardware Faults in VLIW Data Paths. IEEE Trans. on Reliability 52(4), 458–468 (2003)CrossRefGoogle Scholar
  9. 9.
    Qureshi, M.K., Mutlu, O., Patt, Y.N.: Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors. In: DSN 2005, pp. 434 – 443 (June-July 2005)Google Scholar
  10. 10.
    Mitra, S., Saxena, N.R., McCluskey, E.J.: Common-Mode Failures in Redundant VLSI Systems: A Survey. IEEE Trans. on Reliability 49(3), 285–295 (2000)CrossRefGoogle Scholar
  11. 11.
    Avizienis, A., Laprie, J.-C., Randell, B., Landwehr, C.: Basic Concepts and Taxonomy of Dependable and Secure Computing. IEEE Trans. on Dependable and Secure Computing 1(1), 11–33 (2004)CrossRefGoogle Scholar
  12. 12.
    Dugan, J.B., Trivedi, K.S.: Coverage Modeling for Dependability Analysis of Fault-Tolerant Systems. IEEE Trans. on Computers 38(6), 775–787 (1989)CrossRefGoogle Scholar
  13. 13.
    Clark, J., Pradhan, D.: Fault Injection: A Method for Validating Computer-System Dependability. IEEE Computer 28(6), 47–56 (1995)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Yung-Yuan Chen
    • 1
  • Kuen-Long Leu
    • 1
  • Chao-Sung Yeh
    • 1
  1. 1.Department of Computer Science and Information EngineeringChung-Hua UniversityHsin-ChuTaiwan

Personalised recommendations