Abstract
In this contribution the concept of Functional-Level Power Analysis (FLPA) for power estimation of programmable processors is extended in order to model even embedded general purpose processors. The basic FLPA approach is based on the separation of the processor architecture into functional blocks like e.g. processing unit, clock network, internal memory etc. The power consumption of these blocks is described by parameterized arithmetic models. By application of a parser based automated analysis of assembler codes the input parameters of the arithmetic functions like e.g. the achieved degree of parallelism or the kind and number of memory accesses can be computed. For modeling an embedded general purpose processor (here, an ARM940T) the basic FLPA modeling concept had to be extended to a so-called hybrid functional level and instruction level model in order to achieve a good modeling accuracy. The approach is exemplarily demonstrated and evaluated applying a variety of basic digital signal processing tasks ranging from basic filters to complete audio decoders. Estimated power figures for the inspected tasks are compared to physically measured values. A resulting maximum estimation error of less than 8 % is achieved.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of the ISCA, pp. 83–94 (2000)
Tiwari, V., Malik, S., Wolfe, A.: Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing 13, 1–18 (1996)
Qu, G., Kawabe, N., Usami, K., Potkonjak, M.: Function level power estimation methodology for microprocessors. In: Proc. of the Design Automation Conference, pp. 810–813 (2000)
Senn, E., Julien, N., Laurent, J., Martin, É.: Power consumption estimation of a C program for data-intensive applications. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 332–341. Springer, Heidelberg (2002)
Blume, H., Schneider, M., Noll, T.G.: Power estimation on a functional level for programmable processors. In: Proc. of the TI Devel. Conf., Houston (2004)
von Livonius, J., Blume, H., Noll, T.G.: FLPA-based power modeling and power aware code optimization for a Trimedia DSP. In: Proc. of the ProRISC-Workshop, Veldhoven, Netherlands (2005)
Furber, S.: ARM System-on-Chip Architecture. Addison-Wesley, Reading (2000)
ARM: ARM940T Tech. Ref. Manual, Rev2, ARM DDI 0144B (2000)
Sachs, L.: Angewandte Statistik (in German). Springer, Heidelberg (1996)
ARM: RealView ARMulator ISS User Guide, V. 1.4, ARM DUI 0207C (2004)
ARM: App. Note 93 Benchmarking with ARMulator, ARM DAI 0093A (2002)
Senn, E., Julien, N., Laurent, J., Martin, E.: Functional level power analysis: An efficient approach for modeling the power consumption of complex processors. In: Proc. of the IEEE DATE, pp. 666–667 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Blume, H., Becker, D., Botteck, M., Brakensiek, J., Noll, T.G. (2006). Hybrid Functional and Instruction Level Power Modeling for Embedded Processors. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_23
Download citation
DOI: https://doi.org/10.1007/11796435_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36410-8
Online ISBN: 978-3-540-36411-5
eBook Packages: Computer ScienceComputer Science (R0)