Advertisement

ChipVision2 – A Stereo Vision System for Robots Based on Reconfigurable Hardware

  • Lars Asplund
  • Henrik Bergkvist
  • Thomas Nordh
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4020)

Abstract

A system utilizing reconfigurable hardware of 1 million gates and two CMOS cameras is used in an image analysis system. The system is a part of a sensor system for a robot, and can deliver data about the robots position as well as relative distances of other objects in real time.

Keywords

Stereo Match CMOS Camera Visual Odometry FIFO Queue Stereo Vision System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Benkrid, K., Crookes, D., Smith, J., Benkrid, A.: High Level Programming for Real Time FPGA Based Video Processing. In: IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001 (April 2001)Google Scholar
  2. 2.
    Curry, P.M., Morgan, F., Kilmartin, L.: Xilinx FPGA Implementation of an Image Classifier for Object Detection Applications. In: IEEE Signal Processing Society, International Conference on Image Processing, pp. 346–349 (2001)Google Scholar
  3. 3.
    Demigny, D., Kessal, L., Bourgiba, R., Boudouani, N.: How to Use High Speed Reconfigurable FPGA for Real Time Image Processing. In: Fifth IEEE International Workshop on Computer Architectures for Machine Perception (CAMP 2000) (2000)Google Scholar
  4. 4.
    Draper, B., Najjar, W., Bøhm, W., Hammes, J., Rinker, R., Ross, C., Bins, J.: Compiling an Optimizing Image Processing Algorithms for FPGAs. In: IEEE International Workshop on Computer Architecture for Machine Perception (CAMP), Padova, Italy, September, 11-13 (2000)Google Scholar
  5. 5.
    Draper, B.A., Bøhm, W., Hammes, J., Najjar, W., Beveridge, R., Ross, C., Chawathe, M., Desai, M., Bins, J.: Compiling SA-C Programs to FPGAs: Performance Results. In: International Conference on Vision Systems, Vancouver, July 7-8, pp. 220–235 (2001)Google Scholar
  6. 6.
    Herrmann, S., Mooshofer, H., Dietrich, H., Stechele, W.: A Video Segmentation Algorithm for Hierarchical Object Representation and Its Implementations. IEEE Trans on Circuits and Systems for Video Technology 9(8) (December 1999)Google Scholar
  7. 7.
    Jacomet, M., Goette, J., Breitenstein, J., Hager, M.: On a Development for Real-Time Information Processing in System-on-Chip Solutions. University of Applied Sciences Berne, Biel School of Engineering and Architecture, Technical ReportGoogle Scholar
  8. 8.
    Leeser, M., Kitayeva, N., Chrisman, J.: Spatial and Color Clustering on an FPGA-based Computer System. In: Proc. SPIE, vol. 3526, pp. 25–33 (1998)Google Scholar
  9. 9.
    Luk, W., Andreou, P., Derbyshire, A., Dupont-De Dinechin, D., Rice, J., Shiraz, N., Siganos, D.: A Reconfigurable Engine for Real-Time Video Processing. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 169–178. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  10. 10.
    Malamas, E.N., Petrakis, E.G.M., Zervakis, M., Petit, L., Legat, J.D.: A Survey on Industrial Vision Systems. Applications and Tools, Technical ReportGoogle Scholar
  11. 11.
    Palaniswamy, K.J., Rizkalla, M.E., Sihna, A.C., El-Sharkawy, M., Salama, P.: VHDL Implementation of a 2-D median filter. IEEE, Los Alamitos (1999)Google Scholar
  12. 12.
    Petit, L., Legat, J.D.: Hardware Techniques for the Real-Time Implementation of Image Processing Algorithms. Microelectronics Laboratory, University Catholique de Louvian, BelgiumGoogle Scholar
  13. 13.
    Larson, L.: An EPLD Based Transient Recorder for Simulation of Video Signal Processing Devices in a VHDL Environment Close to System Level Conditions. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, pp. 371–375. Springer, Heidelberg (1996)Google Scholar
  14. 14.
    Harris, C., Stephens, M.: A combined corner and edge detector. In: Matthews, M.M. (ed.) Proceedings of the 4th ALVEY Vision Conference, pp. 147–151 (September 1988)Google Scholar
  15. 15.
    Besl, P.J., McKay, N.D.: A Metod for Registration of 3-D Shapes. IEEE Trans. on Pattern Analysis and Machine Intelligence 14(2), 239–256 (1992)CrossRefGoogle Scholar
  16. 16.
    Lindh, L.: FASTHARD - A Fast Time Deterministic Hardware Based Real-Time Kernel. Real-Time Workshop, Athens. IEEE press, Los Alamitos (1992)Google Scholar
  17. 17.
    Kender, J.: Saturation, Hue and Normalized Color. Carnegie-Mellon University, Computer Science Dept., Pittsburgh PA (1976)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Lars Asplund
    • 1
  • Henrik Bergkvist
    • 1
  • Thomas Nordh
    • 1
  1. 1.Mälardalen University 

Personalised recommendations