A Silicon Synapse Based on a Charge Transfer Device for Spiking Neural Network Application
We propose a silicon synapse for spiking neural network application. In this endeavor, two major issues are addressed: the structure of the synapse and the associated behavior. This synaptic structure is basically a charge transfer device comprising of two Metal-Oxide-Semiconductor (MOS) capacitors the first of which stores the weight and the second controls its reading. In this work, simulation results prove that the proposed synapse captures the intrinsic dynamics of the biological synapse and exhibits a spike characteristic. The device operates at very low power and offers the potential for scaling to massively parallel third generation hardware neural networks.
KeywordsInversion Layer Charge Transfer Process Postsynaptic Neuron Output Terminal Synaptic Structure
Unable to display preview. Download preview PDF.
- 1.Maass, W., Bishop, C.M.: Pulsed Neural Networks. MIT Press, Cambridge (1999)Google Scholar
- 3.Maass, W.: Networks of spiking neurons: The Third Generation of Neural Network Models. Electronic Colloquium on Computational Complexity TR96-031, Institute for Theoretical Computer Science, Technische Universitaet Graz, Austria (1996)Google Scholar
- 5.Heemskerk, J.N.H.: Neurocomputers for Brain-Style Processing: Design, Implementation and Application. PhD thesis, Leiden University, The Netherlands (1995)Google Scholar
- 10.Strain, R.J., Schryer, N.L.: A Nonlinear Diffusion Analysis of Charge-Coupled-Device Transfer. The Bell System Technical Journal 50, 1721–1740 (1971)Google Scholar