Implementation of a Neural Network Processor Based on RISC Architecture for Various Signal Processing Applications

  • Dong-Sun Kim
  • Hyun-Sik Kim
  • Duck-Jin Chung
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3973)


In this paper, hybrid neural network processor (HANNP) is designed in VLSI. The HANNP has RISC based architecture leading to an effective general digital signal processing and artificial neural networks computation. The architecture of a HANNP including the general digital processing units such as 64-bit floating-point arithmetic unit (FPU), a control unit (CU) and neural network processing units such as artificial neural computing unit (NNPU), specialized neural data bus and interface unit, etc. The HANNP is modeled in Veilog HDL and implemented with FPGA. Character recognition problems and Kohonen self-organization problems are applied to the proposed HANNP to justify its applicability to real engineering problems.


Synaptic Weight Arithmetic Group Arithmetic Unit Complex Problem Solv Arithmetic Logical Unit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Shiva, S.G. (ed.): Pipelined and Parallel Computer Architectures. Harper-Collins, New York (1996)Google Scholar
  2. 2.
    Boulet, P., Fortes, J.A.B.: Experimental Evaluation of Affine Schedules for Matrix Multiplication on the MasPar Architecture. In: Proc. lst International Conf. on Massively Parallel Computing Systems, pp. 452–459 (1994)Google Scholar
  3. 3.
    Lam, K.D., Pattnaik, V., Seung-Moon, Y., Torrellas, J., Huang, W., Kang, Y., Zhenzhou, G.: FlexRAM: Toward an Advanced Intelligent Memory System. In: Proceedings of International Conf. on Computer Design 1999, pp. 192–201 (1999)Google Scholar
  4. 4.
    Chong, F., Oskin, M., Sherwood, T.: Active pages: A Computation Model for Intelhgent Memory. In: Proc. 25th Annual International Symposium on Computer Architecture, pp. 192–203 (1998)Google Scholar
  5. 5.
    Salembier, P., Brigger, P., Casas, J.R., Pardas, M.: Morphofogical Operators for Image Ellld Video Compression. IEEE Trans Image Process 5(6), 881–898 (1996)CrossRefGoogle Scholar
  6. 6.
    Yentis, R., Zaghloul, M.E.: VLSl Implementation of Focally Connected Neural Networks for Solving Partial Differential Equations. IEEE Trans. Circuits Syst. I, Fundamental Theory Appl. 43(8), 687–690 (1996)CrossRefGoogle Scholar
  7. 7.
    Dongsun, K., Hyunsik, K., Hongsik, K., Gunhee, H., Duckjin, C.: A SIMD Neural Network Processor for Image Processing. In: Wang, J., Liao, X.-F., Yi, Z. (eds.) ISNN 2005. LNCS, vol. 3497, pp. 665–672. Springer, Heidelberg (2005)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Dong-Sun Kim
    • 1
  • Hyun-Sik Kim
    • 1
  • Duck-Jin Chung
    • 2
  1. 1.DxB · Communication Convergence Research CenterKorea Electronics Technology InstituteGyeonggi-doKorea
  2. 2.Information Technology and TelecommunicationsInha UniversityIncheonKorea

Personalised recommendations