Analysis of Packet Transmission Delay Under the Proportional Fair Scheduling Policy

  • Jin-Hee Choi
  • Jin-Ghoo Choi
  • Chuck Yoo
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3994)


It is expected that the proportional fair (PF) scheduler will be used widely in cdma2000 1xEV-DO systems because it maximizes the sum of each user’s utility, which is given by the logarithm of its average throughput. In this paper, we address an influence of the PF scheduler on the packet transmission delay in base station (BS) and propose an analytic model.


Forward Error Correction Average Throughput Proportional Fair Channel Error High Speed Downlink Packet Access 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Bi, Q., Vitebsky, S.: Performance Analysis of 3G-1X EVDO High Data Rate System. In: Proceedings of WCNC (2002)Google Scholar
  2. 2.
    Love, R., Ghosh, A., Weimin, X., Ratasuk, R.: Performance of 3GPP high speed downlink packet access (HSDPA). In: Proceedings of VTC-Fall (2004)Google Scholar
  3. 3.
    Kelly, F.: Charging and Rate Control for Elastic Traffic. European Transactions on Telecommunications 8, 33–37 (1997)CrossRefGoogle Scholar
  4. 4.
    NS-2 Network Simulator version 2.26 (2003),
  5. 5.
    Trivedi, K.S.: Probability and Statistics with Reliability, Queuing and Computer Science Applications, 2nd edn., p. 241. Wiley-Interscience, Hoboken (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Jin-Hee Choi
    • 1
  • Jin-Ghoo Choi
    • 2
  • Chuck Yoo
    • 1
  1. 1.Department of Computer Science and EngineeringKorea University 
  2. 2.School of Electrical Engineering and Computer ScienceSeoul National University 

Personalised recommendations