Advertisement

Taking Advantage of the SHECS-Based Critical Sections in the Shared Memory Parallel Architectures

  • Tomasz Madajczak
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3911)

Abstract

This document presents a new method for implementing critical sections in the shared memory parallel architectures such as multithreaded multiprocessors integrated on a die. The method bases on Shared Explicit Cache System (SHECS) implemented in the multiprocessor. The document presents the concept of system architecture equipped with SHECS, the algorithm to implement operating system or application level locking service, and the results obtained with the method simulation on the network processor Intel IXP2800.

Keywords

Critical Section Cache Coherence FIFO Queue Network Processor Cache System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Krawczyk, H., Madajczak, T.: Optimal Programming of Critical Sections in Modern Network Processors under Performance Requirements. In: The Proc. of IEEE Parelec Conf. Dresden 2004 (2004)Google Scholar
  2. 2.
    Adiletta, M., Hooper, D., Wilde, M.: Packet over SONET: Achieving 10 Gbps Packet Processing with an IXP2800. Intel Technology Journal 6(3) (2002)Google Scholar
  3. 3.
    Adiletta, M., Rosenbluth, M., Bernstein, D., Wolrich, G.: The Next Generation of Intel IXP Network Processors. Intel Technology Journal 6(3) (2002)Google Scholar
  4. 4.
    Nanda, A., Nguyen, A., Michael, M., Joseph, D.: High-Throughput Coherence Controllers. In: The Proc. of the 6th Int’l HPC Architecture (2000)Google Scholar
  5. 5.
    Azimi, M., Briggs, F., Cekleov, M., Khare, M., Kumar, A., Looi, L.P.: Scalability Port: A Coherent Interface for Shared Memory Multiprocessors. In: The Proc. of the 10th Hot Interconnects Symposium (2002)Google Scholar
  6. 6.
    Grbic, A.: Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors. A PhD thesis from Grad. Dep. of Electrical and Computer Engineering University of Toronto (2003)Google Scholar
  7. 7.
    Byrd, G.: Communication mechanisms in shared memory multiprocessors. A PhD thesis from Dep. Of Electrical Engineering of Stanford University (1998)Google Scholar
  8. 8.
    Aboulenein, N., Goodman, J., Gjessing, S., Woest, P.: Hardware support for synchronization in the Scalable Coherent Interface (SCI). In: Eighth International Parallel Processing Symposium (1994)Google Scholar
  9. 9.
    Ramachandran, U., Lee, J.: Cache-based synchronization in shared memory multiprocessors. In: Supercomputing 1995 (1995)Google Scholar
  10. 10.
    Jin, R., Yang, G., Agrawal, G.: Shared Memory Parallelization of Data Mining Algorithms: Techniques, Programming, Interface, and Performance. IEEE Transactions on Knowledge and Data Engineering 16(10) (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Tomasz Madajczak
    • 1
    • 2
  1. 1.Faculty of Electronic, Telecommunication and Informatics, Dep. of Computer Systems ArchitecturesGdansk University of TechnologyGdanskPoland
  2. 2.Intel Technology Poland Sp. z o.o. ul.GdanskPoland

Personalised recommendations