Minimizing Cost and Minimizing Schedule Length in Synthesis of Fault Tolerant Multiprocessors Systems

  • Mieczyslaw Drabowski
  • Krzysztof Czajkowski
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3911)


The paper includes a proposal of a new approach of synthesis of fault tolerant multiprocessors systems. Optimal task scheduling and optimal partition at resources are basic problems in high-level synthesis of computer systems. Coherent synthesis may have a practical application in developing tools for computers aided design of such systems.


Task Schedule Testing Task Schedule Length Multiprocessor Task Fault Tolerant System 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Berrojo, L., Corno, F., Entrena, L., Gonzales, I., Lopez, C., Sonza Reorda, M., Squillero, G.: An industrial environment for high-level fault tolerant structures insertion and validation. In: Proc. 20th IEEE VLSI Test Symp. Monterey, pp. 229–236 (2002)Google Scholar
  2. 2.
    Blazewicz, J., Drabowski, M., Weglarz, J.: Scheduling multiprocessor tasks to minimize schedule length. IEEE Trans. Computers C-35(5), 389–393 (1986)MathSciNetCrossRefMATHGoogle Scholar
  3. 3.
    Chen, L., Dey, S., Sanchez, P., Sekar, K., Chen, Y.: Embedded hardware and software self-testing methodologies for processor cores. In: Proc. 37th Design Automation Conf., Los Angeles, pp. 625–630 (2000)Google Scholar
  4. 4.
    Drabowski, M.: Co-synthesis of real time system. In: Processing of IX Conference Real time systems. The Silesian University of Technology, pp. 279–289 (2002)Google Scholar
  5. 5.
    Drabowski, M.: Coherent synthesis of real time systems – the neural approach. In: Modern problems of Real Time Systems, WNT, Warszawa, pp. 13–24 (2004)Google Scholar
  6. 6.
    Drabowski, M., Czajkowski, K.: Coherent Synthesis of Heterogeneous System - a Tabu Search Approach. In: Proceedings of Artificial Intelligence Studies. Proceedings on VII Int. Conference AI’20/2005, Siedlce, vol. 2(25), pp. 139–147 (2005)Google Scholar
  7. 7.
    Drabowski, M., Czajkowski, K.: Task scheduling in coherent co-synthesis of computer system. In: Image Analysis, Computer Graphics, Security Systems and Artificial Intelligence Applications, Bialystok, vol. 15, pp. 53–62 (2005)Google Scholar
  8. 8.
    Drabowski, M., Wantuch, E.: Coherent concurrent tasks scheduling and resources assignment in dependable system design. In: Proc. of European Safety & Reliability Conference, London, pp. 487–495 (2005)Google Scholar
  9. 9.
    Drabowski, M., Wantuch, E.: Concurrent synthesis of heterogeneous information systems - deterministic approach. In: Proceedings of Int. Congress InBus, Krakow, pp. 53–58 (2004)Google Scholar
  10. 10.
    Oh., H., Ha, S.: Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints. In: Proceedings of tenth Int. Conf. on Hardware / Software codesign, pp. 133–138. IEEE Computer Society Press, Los Alamitos (2002)Google Scholar
  11. 11.
    Xie, Y., Li, L., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Reliability-aware Cosynthesis for Embedded Systems. In: Proc. of ASAP 2004, pp. 41–50 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Mieczyslaw Drabowski
    • 1
  • Krzysztof Czajkowski
    • 1
  1. 1.Cracow University of TechnologyKrakowPoland

Personalised recommendations