Skip to main content

A Hardware/Software Co-design and Co-verification on a Novel Embedded Object-Oriented Processor

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 3824))

Abstract

In the past, programming language are procedural, the design concept is based on the module and scope which are difficult to manage, but nowadays, the programming trend is Object-Oriented Programming (OOP), where objects are the key elements to build up application and the communications between different objects are through method invocation. A novel object-oriented processor offers an opportunity to enhance the system security, performance and provides a more effective way to manipulate OOP instead of using a software Virtual Machine. jHISC is a novel object-oriented processor which provides a natural way to map the concept of OOP into architectural level through the hardware object data structure. Our solution is to design secure hardware object data structures on a novel processor with Just-In-Time compilation for Java which then makes it possible to implement complex OO related bytecodes at hardware level and access some fields of object in parallel to improve the execution speed. It mainly targets J2ME and implements about 93% bytecodes and 83% OO related bytecodes in hardware directly.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Tanenbaum, A.S.: Structured Computer Organization, 4th edn. Prentice Hall, Englewood Cliffs (1999)

    Google Scholar 

  2. Fong, A.S.: HISC: A High-level Instruction Set Computer. In: 7th European Simulation Symposium, October 1995, pp. 406–410. The Society for Computer Simulation (1995)

    Google Scholar 

  3. Lun, M.P., Li, R., Fong, A.: Method manipulation in an object oriented processor. In: ACM SIGARCH Computer Architecture News archive, vol. 31(4) (September 2003)

    Google Scholar 

  4. Venners, B.: Inside the Java 2 Virtual Machine. Mc Graw Hill, New York (1999)

    Google Scholar 

  5. Lindholm, T., Yellin, F.: The Java(TM) Virtual Machine Specification, 2nd edn. Addison-Wesley Pub. Co., Reading (1999)

    Google Scholar 

  6. Kim, A., Qian, Y., Chang, J.M.: Designing a Memory System Using a Static Loader For Embedded Java Architectures. In: The Second International Workshop on Compiler and Architecture Support for Embedded Systems (CASES 1999), Washington, D.C, October 1-3 (1999)

    Google Scholar 

  7. Chang, L.-C., Ton, L.-R., Kao, M.-F., Chung, C.-P.: Stack operations folding in Java processors. IEE Proceedings Computers and Digital Techniques 145(5), 333–340 (1998)

    Article  Google Scholar 

  8. Kim, A., Chang, M.: Advanced POC Model-Based Java Instruction Folding Mechanism. In: Proceedings of the 26th Euromicro Conference, September 2000, vol. 1, pp. 332–338 (2000)

    Google Scholar 

  9. Sun Microsystems, Inc. The Java HotSpot performance engine architecture

    Google Scholar 

  10. El-Kharashi, M.W.: Java Microprocessors: Computer Architecture Implications. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, August 1997, vol. 1, pp. 277–280 (1997)

    Google Scholar 

  11. Mulchandani, D.: Java for Embedded Systems. IEEE Internet Computing, 30–39 (June 1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yau, C.H., Tan, Y.Y., Mok, P.L., Yu, W.S., S.Fong, A. (2005). A Hardware/Software Co-design and Co-verification on a Novel Embedded Object-Oriented Processor. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_39

Download citation

  • DOI: https://doi.org/10.1007/11596356_39

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-30807-2

  • Online ISBN: 978-3-540-32295-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics