Skip to main content

An Accurate Architectural Simulator for ARM1136

  • Conference paper
Embedded and Ubiquitous Computing – EUC 2005 (EUC 2005)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 3824))

Included in the following conference series:

Abstract

Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Pai, V., Ranganathan, P., Adve, S.: RSim: A Simulator for Shared Memory Multiprocessor and Uniprocessor Systems that Exploit ILP. In: Proceedings of the 3rd Workshop on Computer Architecture Education (1997)

    Google Scholar 

  2. Rosenblum, M., Herrod, S., Witchel, E., Gupta, A.: Complete Computer Simulation: The SimOS Approach. In: IEEE Parallel and Distributed Technology (1995)

    Google Scholar 

  3. Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: 22nd Annual International Symposium on Computer Architecture (June 1995)

    Google Scholar 

  4. Virtutech: Simics Simulator, available at, http://www.virtutech.com

  5. Simplescalar LLC: Simplescalar 3.0, available at, http://www.simplescalar.com

  6. Black, B., Shen, J.P.: Calibration of Microprocessor Performance Models Computer 31(5), 41–49 (1998)

    Google Scholar 

  7. ARM Corp.: ARM 7 Technical Reference Manual, available at, http://www.arm.com

  8. Simplescalar LLC: Simplescalar Tutorial, available at, http://www.simplescalar.com

  9. ARM Corp.: ARM 1136 Technical Reference Manual, available at, http://www.arm.com

  10. Simplescalar LLC: Pre-release of Simplescalar 4.0 (2004)

    Google Scholar 

  11. The Embedded Microprocessor Benchmark Consortium: EEMBC Benchmark Suite, available at, http://www.eembc.org

  12. ARM Corp.: RealView Compilation Tools, available at, http://www.arm.com

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Suh, HJ., Chung, S.W. (2005). An Accurate Architectural Simulator for ARM1136. In: Yang, L.T., Amamiya, M., Liu, Z., Guo, M., Rammig, F.J. (eds) Embedded and Ubiquitous Computing – EUC 2005. EUC 2005. Lecture Notes in Computer Science, vol 3824. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11596356_35

Download citation

  • DOI: https://doi.org/10.1007/11596356_35

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-30807-2

  • Online ISBN: 978-3-540-32295-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics