Abstract
Reversible logic is emerging as a promising area of research having its applications in quantum computing, nanotechnology, and optical computing. The classical set of gates such as AND, OR, and EXOR are not reversible. In this paper, a new 4 *4 reversible gate called “TSG” gate is proposed and is used to design efficient adder units. The proposed gate is used to design ripple carry adder, BCD adder and the carry look-ahead adder. The most significant aspect of the proposed gate is that it can work singly as a reversible full adder i.e reversible full adder can now be implemented with a single gate only. It is demonstrated that the adder architectures using the proposed gate are much better and optimized, compared to their counterparts existing in literature, both in terms of number of reversible gates and the garbage outputs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Landauer, R.: Irreversibility and Heat Generation in the Computational Process. IBM Journal of Research and Development 5, 183–191 (1961)
Bennett, C.H.: Logical Reversibility of Computation. IBM J. Research and Development, 525–532 (November 1973)
Fredkin, E., Toffoli, T.: Conservative Logic. International Journal of Theor. Physics, 219–253 (1982)
Toffoli, T.: Reversible Computing. Tech memo MIT/LCS/TM-151. MIT Lab for Computer Science (1980)
Leporati, A., Zandron, C., Mauri, G.: Simulating the Fredkin Gate with Energy Based P Systems. Journal of Universal Computer Science 10(5), 600–619
Khan, Md. M. H Azad.: Design of Full-adder With Reversible Gates. In: International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp. 515-519 (2002)
Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Reversible Logic Synthesis for Minimization of Full Adder Circuit. In: Proceedings of the EuroMicro Symposium on Digital System Design (DSD 2003), Belek-Antalya, Turkey, September 2003, pp. 50–54 (2003)
Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Synthesis of Full-Adder Circuit Using Reversible Logic. In: Proceedings 17th International Conference on VLSI Design (VLSI Design 2004), Mumbai, India, January 2004, pp. 757–760 (2004)
Bruce, J.W., Thornton, M.A., Shivakumariah, L., Kokate, P.S., Li, X.: Efficient Adder Circuits Based on a Conservative Logic Gate. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2002), Pittsburgh, PA, USA, April 2002, pp. 83–88 (2002)
Schrom, G.: Ultra Low Power CMOS Technology. PhD Thesis, Technischen Universitat Wien (June 1998)
Knil, E., Laflamme, R., Milburn, G.J.: A Scheme for Efficient Quantum Computation with Linear Optics. Nature, 46-52 (Janaury 2001)
Nielsen, M., Chaung, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)
Merkle, R.C.: Two Types of Mechanical Reversible Logic. Nanotechnology 4, 114–131 (1993)
Vedral, V., Bareno, A. Ekert, A.: Quantum Networks for Elementary Arithmetic Operations (November 1995) arXiv:quant-ph/9511018 v1
Hasan, H.B., Islam., R., Chowdhury, S.M.A., Chowdhury, A.R.: Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder. In: 18th International Conference on VLSI Design (VLSI Design 2005), Kolkata, India, Janaury 2005, pp. 255–260 (2005)
Kai, C.W., Tseng, C.-C.: Quantum Plain and Carry Look Ahead Adders arxiv.org/abs/quant-ph/0206028
Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: A Need of Quantum Computing, Reversible Logic Synthesis of Parallel Binary Adder-Subtractor. In: The 2005 International Conference on Embedded System and Applications(ESA 2005), Las Vegas,U.S.A, June 2005, pp. 60–67 (2005)
Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: A Reversible Version of 4 x 4 Bit Array Multiplier With Minimum Gates and Garbage Outputs. In: The 2005 International Conference on Embedded System and Applications (ESA 2005), Las Vegas, U.S.A, June 2005), pp. 106–114 (2005)
Thapliyal, H., Srinivas, M.B., Arabnia, R.H.: Reversible Logic Synthesis of Half, Full and Parallel Subtractors. In: The 2005 International Conference on Embedded System and Applications (ESA 2005), Las Vegas, U.S.A, pp. 165–172 (2005)
Vasudevan, D.P., Lala, P.K., Parkerson, J.P.: Online Testable Reversible Logic Circuit Design using NAND Blocks. In: Proc, Symposium on Defect and Fault Tolerance, pp. 324-331 (October 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Thapliyal, H., Srinivas, M.B. (2005). A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures. In: Srikanthan, T., Xue, J., Chang, CH. (eds) Advances in Computer Systems Architecture. ACSAC 2005. Lecture Notes in Computer Science, vol 3740. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11572961_66
Download citation
DOI: https://doi.org/10.1007/11572961_66
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29643-0
Online ISBN: 978-3-540-32108-8
eBook Packages: Computer ScienceComputer Science (R0)