Skip to main content

A Distributed Architecture Model for Heterogeneous Multiprocessor System-on-Chip Design

  • Conference paper
Embedded Software and Systems (ICESS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3605))

Included in the following conference series:

  • 1197 Accesses

Abstract

Current embedded system designs inspire the adoption of heterogeneous multiprocessor system-on-chip (SoC) technology, in which the architecture model plays a very important role. This paper proposes a distributed architecture model for the heterogeneous multiprocessor SoC design. It takes the view on the system as multiple processing elements connected with a network of communication channels. System functions are refined to primitives provided by the processing elements and communication channels through a hierarchy of abstraction layers. This will be helpful for the enhancement of system design modularity and efficiency.

This work was supported by ”National Natural Science Foundation of China 90207017, 60236020, 60121120706” and ”Hi-Tech Research and Development Program (863) of China 2003AA115110”.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Flynn, M., Dubey, P.: Hot chips 15 - scaling the silicon mountain. IEEE Micro 24(2), 7–9 (2004)

    Article  Google Scholar 

  2. Ravikumar, C.P.: Multiprocessor architectures for embedded system-on-chip applications. In: Proc. of Intl. Conf. on VLSI Design, Bangalore, pp. 512–519 (2004)

    Google Scholar 

  3. Staunstrup, J., Wolf, W.: Hardware/Software Co-Design: Principles and Practice. Kluwer Academic Publishers, Boston (1997)

    MATH  Google Scholar 

  4. Rajsuman, R.: System-on-Chip: Design and Test. Artech House Publishers, London (2000)

    Google Scholar 

  5. Baghdadi, A., et al.: An Efficient Architecture Model for Systematic Design of Application- Specific Multiprocessor SoC. In: Proc. of DATE, Munich, pp. 55–62 (2001)

    Google Scholar 

  6. Abdi, S., et al.: System-on-Chip Environment (SCE Version 2.2.0 Beta): Tutorial. Technical Report ICS-TR-00-47, University of California, Irvine (2003)

    Google Scholar 

  7. Cai, L., et al.: Top-down system level design methodology using SpecC, VCC and SystemC. In: Proc. of DATE, Paris, p. 1137 (2002)

    Google Scholar 

  8. Cescirio, W., et al.: Component-based design approach for multicore SoCs. In: Proceedings of Design Automation Conference, pp. 789–794 (2002)

    Google Scholar 

  9. Sangiovanni-Vincentelli, A., Martin, G.: Platform-based design and software design methodology for embedded systems. IEEE Design & Test of Computers 18(6), 23–33 (2001)

    Article  Google Scholar 

  10. Flynn, M., Dubey, P.: Hot Chips 15 – Scaling the Silicon Mountain. IEEE Micro 24(2), 7–9 (2004)

    Article  Google Scholar 

  11. Hodjat, A., Verbauwhede, I.: High-Throughput Programmable Cryptocoprocessor. IEEE Micro 24(3), 34–45 (2004)

    Article  Google Scholar 

  12. Talla, D., Hung, C.-Y., Talluri, R., et al.: Anatomy of a portable digital mediaprocessor. IEEE Micro 24(2), 32–39 (2004)

    Article  Google Scholar 

  13. Stolberg, H.-J., Berekovic, M., Friebe, L., et al.: HiBRID-SoC: a multi-core system-on-chip architecture for multimedia signal processing applications. In: Proceedings of the Conference on Design, Automation and Test in Europe: Designers’ Forum, vol. 2(suppl.), pp. 8–13 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wu, Q., Bian, J., Xue, H. (2005). A Distributed Architecture Model for Heterogeneous Multiprocessor System-on-Chip Design. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_21

Download citation

  • DOI: https://doi.org/10.1007/11535409_21

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28128-3

  • Online ISBN: 978-3-540-31823-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics