Abstract
The communication architecture (CA) problem is at the very heart of system level design related to the development of distributed embedded systems. The design of efficient CAs is pivotal because communication is becoming the most important source of on-chip desired performance numbers. In this paper we focus on the aspects of CA design in heterogeneous systems consisting of arbitrarily linked multi-components, and introduce a new design methodology named CA-Ex which enables a tuning-incremental architecture exploration. Unlike previous research efforts, CA-Ex employs three kinds of optimization strategies to implement topology, mapping and scheduling scheme, and interface circuits. One of the major contributions is that we summarily present four architecting scenarios and outline a unified framework to achieve a specification-modeling-exploration process. Finally, we evaluate CA-Ex through an illustrative case study on JPEG decoder and describe its advantages.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Zivkovic, V.D., Lieverse, P.: An Overview of Methodologies and Tools in the Field of System-Level Design. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol. 2268, pp. 74–89. Springer, Heidelberg (2002)
Calvez, J.-P., Perrier, V.: SOC Architecting and Design with CoFluent Studio, Concepts and Methodology -Part I, available at http://www.cofluent.com
Lahiri, K., Raghunathan, A., Dey, S.: Design Space Exploration for Optimizing On-Chip Communication Architecture. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 23(6), 952–961 (2004)
Renner, F.-M., Becker, J., Glesner, M.: Automated Communication Synthesis for Architectureprecise Rapid Prototyping of Real-Time Embedded Systems. In: IEEE International Workshop on Rapid System Prototyping, pp. 154–159 (2000)
Eles, P., Doboli, A., Pop, P., Peng, Z.B.: Scheduling with Bus Access Optimization for Distributed Embedded Systems. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 8(5), 472–491 (2000)
Zhu, X.P., Malik, S.: A Hierarchical Modeling Framework for On-Chip Communication Architecture. In: IEEE/ACM International Conference on Computer Aided Design, pp. 663- 670 (November 2002)
Russell, J.T., Jacome, M.F.: Architecture-Level Performance Evaluation of Component- Based Embedded Systems. In: Proc. of the 40th Design Automation Conference, pp. 394–401 (2003)
Wang, H., Wu, Q., Bian, J., et al.: A Novel Virtual-Real Component Synthesis Approach in SoC Design. In: The 8th International Conference on CAD/Graphics 2003, Macau, October 2003, pp. 151–156 (2003)
Open SystemC Initiative (OSCI), available at: http://www.systemc.org
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, H., Bian, J., Niu, Y., Tong, K., Wang, Y. (2005). CA-Ex: A Tuning-Incremental Methodology for Communication Architectures in Embedded Systems. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_10
Download citation
DOI: https://doi.org/10.1007/11535409_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28128-3
Online ISBN: 978-3-540-31823-1
eBook Packages: Computer ScienceComputer Science (R0)