CacheIn: A Toolset for Comprehensive Cache Inspection

  • Jie Tao
  • Wolfgang Karl
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3515)


Programmers usually rely on cache performance data to optimize their applications towards high runtime cache hit ratio. In this paper, we introduce a software toolset CacheIn, which uses simulation and monitoring to collect comprehensive cache performance data. CacheIn consists of a cache simulator for modeling the cache activities, a cache monitor for gathering different kind of information, and a multilayer software infrastructure for processing the raw monitoring data towards statistical, high-level representations, like histograms and summarized numbers. CacheIn exhibits both the details of traditional software mechanisms and the feasibility of performance counters. Based on a code instrumentor, we have verified CacheIn using standard benchmarks. Initial experimental results show its full functionality in terms of providing accurate, comprehensive, and corse-grained performance data.


Memory Reference Cache Line Memory Hierarchy Performance Counter Software Infrastructure 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Berg, E., Hagersten, E.: SIP: Performance Tuning through Source Code Interdependence. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol. 2400, pp. 177–186. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  2. 2.
    Intel Corporation. IA-32 Intel Architecture Software Developer’s Manual, volume 1–3 (2004), available at Intel’s developer websiteGoogle Scholar
  3. 3.
    Magnusson, P.S., Werner, B.: Efficient Memory Simulation in SimICS. In: Proceedings of the 8th Annual Simulation Symposium, Phoenix, Arizona, USA (April 1995)Google Scholar
  4. 4.
    Martonosi, M., Gupta, A., Anderson, T.: Tuning Memory Performance of Sequential and Parallel Programs. Computer 28(4), 32–40 (1995)CrossRefGoogle Scholar
  5. 5.
    Nguyen, A.-T., Michael, M., Sharma, A., Torrellas, J.: The augmint multiprocessor simulation toolkit for intel x86 architectures. In: Proceedings of 1996 International Conference on Computer Design (October 1996)Google Scholar
  6. 6.
    Sun Microsystems. UltraSPARC IIi User’s Manual (October 1997), available at
  7. 7.
    Welbon, E., et al.: The POWER2 Performance Monitor. IBM Journal of Research and Development 38(5) (1994)Google Scholar
  8. 8.
    Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 24–36 (1995)Google Scholar
  9. 9.
    WWW. Cachegrind: a cache-miss profiler, Available at

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Jie Tao
    • 1
  • Wolfgang Karl
    • 1
  1. 1.Institut für Rechnerentwurf und FehlertoleranzUniversität Karlsruhe (TH)KarlsruheGermany

Personalised recommendations