Abstract
This paper presents a comparison between superscalar and vector processors. First, we start with a detailed ISA analysis of the vector machine, including data related to masked execution, vector length and vector first facilities. Then we present a comparison of the two models at the instruction set architecture (ISA) level that shows that the vector model has several advantages: executes fewer instructions, fewer overall operations, and generally executes fewer memory accesses. We then analyse both models in terms of speculative execution, each one in its context. Results show that superscalar processors make an extensive use of speculation and that there is a large amount of misspeculated instructions. In the vector model, speculation is achieved using vector masks and, in general, fewer operations are misspeculated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Espasa, R., Valero, M.: Multithreaded Vector Architectures. In: Third International Symposium on High-Performance Computer Architecture, pp. 237–249. IEEE Computer Society Press, San Antonio (1997)
Espasa, R., Valero, M.: Decoupled Vector Architectures. In: Second International Symposium on High-Performance Computer Architecture, pp. 281–290. IEEE Computer Society Press, San Jose (1996)
Villa, L., Espasa, R., Valero, M.: Effective Usage of Vector Registers. In: Advanced Vector Architectures Parallel Architectures and Compilation Techniques (PACT 1997). IEEE Computer Society Press, San Francisco (1997)
Espasa, R., Valero, M.: Exploiting Instruction- and Data-Level Parallelism. IEEE Micro (September/October 1997) (In conjunction with IEEE Computer Special Issue on Computing with a Billion Transistors)
Espasa, R., Valero, M.: A Victim Cache for Vector Registers International Conference on Supercomputing. ACM Computer Society Press, Vienna (1997)
Espasa, R., Valero, M.: Out-of-order Vector Architectures. In: 30th International Symposium on Microarchitecture (MICRO-30), North Carolina (1997)
Jouppi, N., Wall, D.: Available Instruction level parallelism for superscalar and superpipelined machines. ASPLOS, 272–282 (1989)
Peiron, M., Valero, M., Ayguade, E., Lang, T.: Vector Multiprocessors with Arbitrated Memory Access. In: 22nd International Symposium on Computer Architecture, pp. 243–252. Santa Margherita Liguria, Italy (1995)
Yeager, K., et al.: The MIPS R10000 Superscalar Microprocessor. IEEE Micro 16(2), 28–40 (1996)
Convex Assembly Language Reference Manual (C Series). Convex Press (1991)
Price, C.: MIPS IV Instruction Set, revision 3.1 MIPS Technologies, Inc., Mountain View, California (1995)
Espasa, R., Martorell, X.: Dixie: a trace generation system for the C3480. Technical Report CEPBA-TR-94-08, Universitat Politecnica de Catalunya (1994)
Burger, D., Austin, T., Bennett, S.: Evaluating Future Microprocessors: TheSimpleScalar ToolSet University of Wisconsin-Madison. Computer Sciences Department. Technical Report CS-TR-1308 (1996)
Quintana, F., Espasa, R., Valero, M.: A Case for Merging the ILP and DLP Paradigms. In: 6th Euromicro Workshop on Parallel and Distributed Processing, Madrid, Spain, pp. 217–224 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Quintana, F., Espasa, R., Valero, M. (1999). An ISA Comparison Between Superscalar and Vector Processors. In: Hernández, V., Palma, J.M.L.M., Dongarra, J.J. (eds) Vector and Parallel Processing – VECPAR’98. VECPAR 1998. Lecture Notes in Computer Science, vol 1573. Springer, Berlin, Heidelberg. https://doi.org/10.1007/10703040_41
Download citation
DOI: https://doi.org/10.1007/10703040_41
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66228-0
Online ISBN: 978-3-540-48516-2
eBook Packages: Springer Book Archive