Abstract
Although most electronic circuits are almost entirely digital, many include at least a small part that is essentially analog. This is due to the need to interface with the real physical world, that is analog in nature. As demanding market segments require ever more complex mixed-signal solutions, high quality tests become essential to meet circuit design specifications in terms of reliability, time-to-market, costs, etc. In order to lower costs associated to traditional specification-driven tests and, additionally, achieve acceptable fault coverages for analog and mixed-signal circuits, it is reasonable to expect that no other solution than a move towards defect-oriented design-for-test methods will be applicable in the near future. Therefore, testing tends to be dominated by embedded mechanisms to allow for accessibility to internal test points, to achieve on-chip test generation, on-chip test response evaluation, or even to make it possible the detection of errors concurrently to the circuit application. Within this context, an overview of existing test methods is given in this chapter, focusing on design-for-testability, built-in self-test and self-checking techniques suitable for the detection of realistic defects in analog and mixed-signal integrated circuits.
Chapter PDF
Similar content being viewed by others
Keywords
References
Abramovici, M., Breuer, M.A. and Friedmann, A.D., 1990, Digital Systems Testing and Testable Design, Computer Science Press, New York.
Arabi, K. and Kaminska, B., 1997a, Testing analog and mixed-signal integrated circuits using oscillation-test method, IEEE Trans. on CAD of Integrated Circuits and Systems 16(7).
Arabi, K. and Kaminska, B., 1997b, Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal circuits, in: International Test Conference, Proceedings, pp. 786–795
Argüelles, J., Martínez, M. and Bracho, S., 1994, Dynamic Idd test circuitry for mixed-signal ICs, Electronics Letters 30(6).
Azaïs, F., Bernard, S., Bertrand, Y. and Renovell, M., 2001, Implementation of a linear histrogram BIST for ADCs, in: Design Automation and Test in Europe, Proceedings.
Bernard, S., Comte, M., Azaïs, F., Bertrand, Y. and Renovell, M., 2003, A new methodology for ADC test flow optimization, in: International Test Conference, Proceedings, pp. 201–209.
Bracho, S., Martínez, M. and Argüelles, J., 1995, Current test methods in mixed-signal circuits, in: Midwest Symposium on Circuits and Systems, Proceedings, pp. 1162–1167.
Bratt, A.H., Richardson, A.M.D., Harvey, R.J.A. and Dorey, A.P., 1995, A design-for-test structure for optimising analogue and mixed signal IC test, in: European Design and Test Conference, Proceedings, pp. 24–33.
Burns, M. and Roberts, G.W., 2001, An Introduction to Mixed-Signal IC Test and Measurement, Oxford University Press.
Calvano, J.V., Castro Alves, V., and Lubaszewski, M., 2000, Fault detection methodology and BIST method for 2 nd order Butterworth, Chebyshev and Bessel Filter Approximations, in: IEEE VLSI Test Symposium, Proceedings.
Calvano, J.V., Mesquita Filho, A.C., Castro Alves, V. and Lubaszewski, M., 2001, Fault models and test generation for OpAmp circuits-the FFM,, KAP Journal of Electronic Testing: Theory and Applications 17: 121–138.
Calvano, J.V., Castro Alves, V., Mesquita Filho, A.C. and Lubaszewski, M., 2002, Filters designed for testability wrapped on the mixed-signal test bus, in: IEEE VLSI Test Symposium, Proceedings, pp. 201–206
Carro, L, and Negreiros, M., 1998, Efficient analog test methodology based on adaptive algorithms, in: Design Automation Conference, pp. 32–37
Cassol, L., Betat, O., Carro, L. and Lubaszewski, M., 2003, The ΣΔ-BIST method applied to analog filters, KAP Journal of Electronic Testing: Theory and Applications 19: 13–20.
Caunegre, P. and Abraham, C., 1996, Fault simulation for mixed-signal systems, KAP Journal of Electronic Testing: Theory and Applications 8: 143–152.
Chatterjee, A., 1991, Concurrent error detection in linear analog and switched-capacitor state variable systems using continuous checksums, in: International Test Conference, Proceedings, pp. 582–591.
Cota, E.F., Lubaszewski, M. and Di Domênico, E.J., 1997, A new frequency-domain analog test generation tool, in: International Conference on Very Large Scale Integration, Proceedings, pp. 503–514.
Devarayanadurg, G. and Soma, M., 1994, Analytical fault modelling and static test generation for analog ICs, in: International Conference on Computer-Aided Design, Proceedings, pp. 44–47.
Devarayanadurg, G. and Soma, M., 1995, Dynamic test signal design for analog ICs, in: International Conference on Computer-Aided Design, Proceedings, pp. 627–629.
Eichelberger, E.B. and Williams, T.W., 1978, A logic design structure for LSI testability, Journal of Design Automation and Fault-Tolerant Computing 2(2): 165–178.
Francesconi, F., Liberali, V., Lubaszewski, M. and Mir, S., 1996, Design of high-performance band-pass sigma-delta modulator with concurrent error detection, in: International Conference on Electronics, Circuits and Systems, Proceedings, pp. 1202–1205.
Gregorian, R. and Temes, G.C., 1986, Analog MOS Integrated Circuits for Signal Processing, John Wiley and Sons, New York.
Huertas, G., Vázquez, D., Peralías, E.J., Rueda, A. and Huertas, J.L., 2002a, Testing mixed-signal cores: a practical oscillation-based test in an analog macrocell, IEEE Design and Test of Computers 19(6):73–82.
Huertas, G., Vázquez, D., Rueda, A. and Huertas, J.L., 2002b, Practical oscillation-based test of integrated filters, IEEE Design and Test of Computers 19(6):64–72.
Huertas, G., Vázquez, D., Rueda, A. and Huertas, J.L., 2003, Oscillation-based test in oversampling A/D converters, Elsevier Microelectronics Journal 34(10): 927–936.
Huertas, J.L., Vázquez, D. and Rueda, A., 1992, On-line testing of switched-capacitor filters, in: IEEE VLSI Test Symposium, Proceedings, pp. 102–106.
IEEE Standard 1149.1, 1990, IEEE Standard Test Access Port and Boundary Scan Architecture, IEEE Standards Board, New York.
IEEE Standard 1149-4, 1999, IEEE Standard for a Mixed Signal Test Bus, IEEE Standards Board, New York.
Khaled, S., Kaminska, B., Courtois, B. and Lubaszewski, M., 1995, Frequency-based BIST for analog circuit testing, in: IEEE VLSl Test Symposium, Proceedings, pp. 54–59.
Kolarík, V., Mir, S., Lubaszewski, M. and Courtois, B., 1995, Analogue checkers with absolute and relative tolerances, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14(5):607–612.
Koenemann, B., Mucha, J. and Zwiehoff, G., 1979, Built-in logic block observation techniques, in: Test Conference, Proceedings, pp. 37–41.
Krishnan, S., Sahli, S. and Wey, C.-L., 1992, Test generation and concurrent error detection in current-mode A/D converter, in: International Test Conference, Proceedings, pp. 312–320.
LeBlanc, J.J., 1984, LOCST: A built-in self-test technique, IEEE Design and Test of Computers, November, pp. 45–52.
Lu, A.K. and Roberts, G.W., 1994, An analog multi-tone signal generator for built-in self-test applications, in: International Test Conference, Proceedings, pp. 650–659.
Lubaszewski, M., Mir, S., Rueda, A. and Huertas, J.L., 1995, Concurrent error detection in analog and mixed-signal integrated circuits, in: Midwest Symposium on Circuits and Systems, Proceedings, pp. 1151–1156.
Lubaszewski, M., Mir, S. and Pulz, L., 1996, ABILBO: Analog BuILt-in Block Observer, in: International Conference on Computer-Aided Design, Proceedings, pp. 600–603.
Mahoney, M., 1987, DSP-based Testing of Analog and Mixed-Signal Circuits, IEEE Computer Society Press, 1987.
Maly, W. and Nigh, P., 1988, Built-in current testing-feasibility study, in: International Conference on Computer-Aided Design, Proceedings, pp. 340–343.
Maunder, C.M., 1994, The test access port and boundary scan architecture: an introduction to ANSI/IEEE Std.1149.1 and its applications, in: Forum on Boundary Scan for Digital and Mixed-Signal Boards, CERN, Geneva.
Meixner, A. and Maly, W., 1991, Fault modelling for the testing of mixed integrated circuits, in: International Test Conference, Proceedings, pp. 564–572.
Milor, L. and Visvanathan, V., 1989, Detection of catastrophic faults in analog integrated circuits, IEEE Transactions on Computer-Aided Design 8(2): 114–130.
Mir, S., Lubaszewski, M., Liberali, V. and Courtois, B., 1995, Built-in self-test approaches for analogue and mixed-signal integrated circuits, in: Midwest Symposium on Circuits and Systems, Proceedings, pp. 1145–1150.
Mir, S., Lubaszewski, M. and Courtois, B., 1996a, Fault-based ATPG for linear analog circuits with minimal size multifrequency test sets, KAP Journal of Electronic Testing: Theory and Applications 9:43–57.
Mir, S., Lubaszewski, M., Kolarík, V. and Courtois, B., 1996b, Fault-based testing and diagnosis of balanced filters, KAP Journal on Analog Integrated Circuits and Signal Processing 11:5–19.
Mir, S., Lubaszewski, M. and Courtois, B., 1996c, Unified built-in self-test for fully differential analog circuits, KAP Journal of Electronic Testing: Theory and Applications 9: 135–151.
Mir, S., Rueda, A., Olbrich, T., Peralías, E. and Huertas, J.L., 1997, SWITTEST: Automatic switch-level fault simulation and test evaluation of switched-capacitor systems, in: Design Automation Conference, Proceedings.
Nácul, A.C., Carro, L., Janner, D. and Lubaszewski, M., 2002, Testing of RF mixers with adaptive filters, Elsevier Microelectronics Journal (33)10:847–853.
Nagi, N., Chatterjee, A.and Abraham, J.A., 1993a, DRAFTS: Discretized analog circuit fault simulator, in: Design Automation Conference, Proceedings, pp. 509–514.
Nagi, N., Chatterjee, A., Balivada, A. and Abraham, J.A., 1993b, Fault-based automatic test generator for linear analog circuits, in: International Conference on Computer-Aided Design, Proceedings, pp. 88–91.
Nagi, N., Chatterjee, A. and Abraham, J.A., 1994, A signature analyzer for analog and mixed-signal circuits, in: International Conference on Computer Design, Proceedings, pp. 284–287.
Nagi, N., Chatterjee, A., Balivada, A. and Abraham, J.A., 1995, Efficient multisine testing of analog circuits, in: International Conference on VLSI Design, Proceedings, pp. 234–238.
Nicolaidis, M., 1988, A Unified Built-in Self-Test Scheme: UBIST, in: International Symposium on Fault Tolerant Computing, Proceedings, pp. 157–163.
Nicolaidis, M., 1993, Finitely self-checking circuits and their application on current sensors, in: IEEE VLSI Test Symposium, Proceedings, pp. 66–69.
Ohletz, M., 1991, Hybrid Built-In Self-Test (HBIST) for mixed analog/digital integrated circuits, in: European Test Conference, Proceedings, pp. 307–316.
Osseiran, A., 1995, Getting to a test standard for mixed-signal boards, in: Midwest Symposium on Circuits and Systems, Proceedings, pp. 1157–1161.
Peralías, E., Rueda, A. and Huertas, J.L., 1995, An on-line testing approach for pipelined A/D converters, in: IEEE International Mixed-Signal Testing Workshop, Proceedings, pp. 44–49.
Peralías, E., Rueda, A., Prieto, J.A. and Huertas, J.L., 1998, DFT & on-line test of high-performance data converters: a practical case, in: International Test Conference, proceedings, pp. 534–540.
Provost, B. and Sánchez-Sinencio E., 2003, On-chip ramp generators for mixed-signal BIST and ADC self-test, IEEE Journal of Solid-State Circuits 38(2):263–273.
Renovell, M., Lubaszewski, M., Mir, S., Azais, F. and Bertrand, Y., 1997, A multi-mode signature analyzer for analog and mixed circuits, in: International Conference on Very Large Scale Integration, Proceedings, pp. 65–76.
Sebeke, C., Teixeira, J.P. and Ohletz, M.J., 1995, Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits, in: European Design and Test Conference, Proceedings, pp. 464–468.
Slamani, M. and Kaminska, B., 1993, T-BIST: A Built-in Self-Test for analog circuits based on parameter Translation, in: Asian Test Symposium, Proceedings, pp. 172–177.
Slamani, M. and Kaminska, B., 1995, Multifrequency analysis of faults in analog circuits, IEEE Design and Test of Computers 12(2):70–80.
Soma, M., 1990, A design-for-test methodology for active analog filters, in: International Test Conference, Proceedings, pp. 183–192.
Soma, M. and Kolarík, V., 1994, A design-for-test technique for switched-capacitor filters, in: VLSI Test Symposium, Proceedings, pp. 42–47.
Stratigopoulos, H.-G.D. and Makris, Y., 2003a, An analog checker with dynamically adjustable error threshold for fully differential circuits, in: IEEE VLSI Test Symposium, Proceedings, pp. 209–214.
Stratigopoulos, H.-G.D. and Makris, Y., 2003b, Concurrent error detection in linear analog circuits using state estimation, in: International Test Conference, Proceedings, pp. 1164–1173.
Tsai, S.J., 1991, Test vector generation for linear analog devices, in: International Test Conference, Proceedings, pp. 592–597.
Toner, M.F.and Roberts, G.W., 1993, A BIST scheme for an SNR test of a sigma-delta ADC, in: International Test Conference, Proceedings, pp. 805–814.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer Science + Business Media, Inc.
About this paper
Cite this paper
Lubaszewski, M., Huertas, J.L. (2004). Test and Design-for-Test of Mixed-Signal Integrated Circuits. In: Reis, R. (eds) Information Technology. IFIP International Federation for Information Processing, vol 157. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8159-6_7
Download citation
DOI: https://doi.org/10.1007/1-4020-8159-6_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8158-3
Online ISBN: 978-1-4020-8159-0
eBook Packages: Springer Book Archive