Place and Route for Secure Standard Cell Design

  • Kris Tiri
  • Ingrid Verbauwhede
Part of the IFIP International Federation for Information Processing book series (IFIPAICT, volume 153)


Side channel attacks can be effectively addressed at the circuit level by using dynamic differential logic styles. A key problem is to guarantee a balanced capacitive load at the differential outputs of the logic gates. The main contribution to this load is the capacitance associated with the routing between cells. This paper describes a novel design methodology to route a design in which multiple differential pairs are present. The methodology is able to route 20K+ differential routes. The differential routes are always routed in adjacent tracks and the parasitic effects between the two wires of each differential pair are balanced. The methodology is developed on top of a commercially available EDA tool. It has been developed as part of a secure digital design flow to protect security applications against Differential Power Analysis attacks. Experimental results indicate that a perfect protection is attainable with the aid of the proposed differential routing strategy.

Key words

Place & Route Differential Pair Differential Power Analysis Side Channel Attacks 


  1. 1.
    E. Hess, N. Janssen, B. Meyer and T. Schuetze. “Information Leakage Attacks Against Smart Card Implementations of Cryptographic Algorithms and Countermeasures-a Survey,” Proc. of Eurosmart Security Conference pp. 55–64, June 2000.Google Scholar
  2. 2.
    P. Kocher, J. Jaffe, B. Jun, “Differential Power Analysis,” Proc. of CRYPTO’99, LNCS 1666, pp. 388–397, Jan. 1999.Google Scholar
  3. 3.
    S. Chari, C. S. Jutla, J. R. Rao and P. Rohatgi, “Towards Sound Approaches to Counteract Power-Analysis Attacks,” Proc. of CRYPTO’99, LNCS 1666, pp. 398–412, Jan. 1999.Google Scholar
  4. 4.
    K. Tiri and I. Verbauwhede, “Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology,” Proc. of CHES 2003, LNCS 2779, pp. 125–136, Sept. 2003.Google Scholar
  5. 5.
    J. Fournier, S. Moore, H. Li, R. Mullins and G. Taylor, “Security Evaluation of Asynchronous Circuits,” Proc. of CHES 2003, LNCS 2779, pp. 137–151, Sept. 2003.Google Scholar
  6. 6.
    R. Brashears, and A. Kahng, “Advanced routing for deep submicron technologies,”, May 1997.Google Scholar
  7. 7.
    K. Tiri, I. Verbauwhede, “A Logic Level design methodology for a secure DPA resistant ASIC or FPGA implementation,” Proc. of DATE 2004, pp. 246–251, Feb. 2004.Google Scholar
  8. 8.
    S. Khatri et al. “A novel VLSI layout fabric for deep sub-micron applications,” Proc. of DAC 1999, pp. 491–496, June 1999.Google Scholar
  9. 9.
    Silicon Ensemble, Scholar
  10. 12.
    Cadence Chip Assembly Router, Scholar

Copyright information

© Springer Science + Business Media, Inc. 2004

Authors and Affiliations

  • Kris Tiri
    • 1
  • Ingrid Verbauwhede
    • 1
  1. 1.UC Los AngelesUSA

Personalised recommendations