Summary
This chapter has overviewed several methods that can be used for transistor-level timing optimization of digital circuits. The specific methods overviewed include transistor sizing, dual V t optimization, and padding for short paths. These are intended to provide a flavor for timing optimization and should not be construed as a complete review of such methods. In addition to these, numerous methods for interconnect optimization using buffer insertion and wire sizing have been proposed in the literature. Even more such techniques are on the way: for instance, recent technologies have seen large increases in the gate leakage (as opposed to the subthreshold leakage, addressed in Section 8.8), which can be translated into a leakage/delay tradeoff problem by using dual oxide thickness (T ox ) values.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2004 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2004). Transistor-Level Combinational Timing Optimization. In: Timing. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8022-0_8
Download citation
DOI: https://doi.org/10.1007/1-4020-8022-0_8
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7671-8
Online ISBN: 978-1-4020-8022-7
eBook Packages: Springer Book Archive