Abstract
Middle-term perspectives of process-device technology of semiconductor integrated circuits are described. Even though Moore’s law is generally considered to hold good for 10–15 years more, many of the current technologies are foreseen to face growth limitations and thus undergo innovative changes. Problems and possible breakthroughs are discussed for lithography, transistor size, interconnections and power dissipation as the principal factors of such limitations. Future directions to expand functionality and performance of integrated circuits are also described.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
6. References
Asenov, A (1998) Random Dopant Induced Threshold Voltage Lowering and Fluctuations in Sub-0.1 µm MOSFETs: A 3-D Atomistic Simulation Study. IEEE Trans. on Electron Devices, 45, 2505–2513.
Cheng, B et al. (1999) Design Considerations of High-k Gate Dielectrics for sub-0.1µm MOSFETs. IEEE Trans. on Electron Devices, 46, 261–263.
Iwai, H (1999) CMOS Technology — Year 2010 and Beyond. IEEE Journal of Solid-State Circuits, 34, 357–366.
Kameyama, M et al. (1988) A multiplier chip with multiple-valued bidirectional current mode circuits. IEEE Computer, 21, 43–56.
Kameyama, M et al. (1992) Post-binary VLSI system: Interconnection-free computing system. Journal of the Institute of Electronics, Information and Communication Engineers (Japanese), 75, 400–406.
Moore, G.E. (1965) Cramming more components onto integrated circuits. Electronics Magazine, 38, 114–117.
Moore, G.E. (1975) Progress in digital integrated electronics. Proceedings of the 1975 IEDM, 11.
Murotani, T. et al. (1997) A 4-level storage 4Gb DRAM. Digest of the 1997 IEEE International Solid State Circuits Conference, 74–75.
Schaller, R.R. (1997) Moore’s law: Past, present and future. IEEE Spectrum, 34, 53–59.
Shibayama, A. (1997) An autonomous reconfigurable cell array for fault-tolerant LSIs. Digest of the 1997 IEEE International Solid State Circuits Conference, 230–231, 261.
SIA (1994, 1997) The national technology roadmap for semiconductors, SEMATECH Inc., Austin TX.
ITRS (1999). International Technology Roadmap for Semiconductors, 1999 Edition. SEMATECH Inc., Austin TX.
Sugano, T. (1992) Physical limitations for device performance. Journal of the Institute of Electronics, Information and Communication Engineers (Japanese), 75, 326–332.
Wirth, G (1999). Mesoscopic Transport Phenomena in Ultrashort Channel MOSFETs. Solid State Electronics, 43, 1245–1250.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Kluwer Academic Publishers
About this chapter
Cite this chapter
Yanagawa, T., Bampi, S., Wirth, G. (2004). Microelectronics toward 2010. In: Reis, R., Jess, J.A.G. (eds) Design of System on a Chip. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7929-X_9
Download citation
DOI: https://doi.org/10.1007/1-4020-7929-X_9
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7928-3
Online ISBN: 978-1-4020-7929-0
eBook Packages: Springer Book Archive