This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Santanu Dutta, Rune Jensen, and Alf Rieckmann. Viper: A multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers, pages 21–31, Sept-Oct 2001.
M. Brett, B. Gerstenberg, C. Herberg, G. Shavit, and H. Liondas. Video processing for single chip DVB decode. In IEEE Transactions on Consumer Electronics, volume 47, pages 385–393, August 2001.
O. P. Gangwal, J. G. Janssen, S. Rathnam, E. B. Bellers, and M. Duranton. Understanding video pixel processing applications for flexible implementations. In Proceedings of Euromicro, Digital System Design, pages 392–401, September 2003.
G. de Haan. Video Processing for Multimedia Systems. ISBN: 90-9014015-8, September 2000. Eindhoven.
E. G. T. Jaspers, P. H. N. de With, and J.G.W.M. Janssen. A flexible heterogeneous video processor system for television applications. In IEEE Transactions on Consumer Electronics, volume 45, pages 1–12, February 1999.
R. Kramer. Consumer electronics as silicon engine. International Electron Devices Meeting (IEDM), pages 3–7, 1999.
H. Yamauchi, S. Okada, K. Taketa, Y. Mihara, and Y. Harada. Single chip video processor for digital HDTV. IEEE Communications Magazine, pages 394–404, August 2001.
Markus Rudack, Michael Redeker, Jöorg Hilgenstock, Söoren Moch, and Jens Castagne. A large-area integrated multiprocessor system for video applications. In IEEE Design and Test of Computers, pages 6–17, January 2002.
G. de Haan. IC for motion-compensated de-interlacing, noise reduction, and picture-rate upconversion. In IEEE Transactions on Consumer Electronics, volume 45, pages 617–624, August 1999.
G. de Haan and J. Kettenis. System-on-silicon for high quality display format conversion and video enhancement. In Proc of ISCE’02, pages E1–E6, September 2002.
M. Schu, D. Wendel, C. Tuschen, M. Hahn, and U. Langenkamp. Systemon-silicon solution for high quality consumer video processing-the next generation. In IEEE Transactions on Consumer Electronics, volume 47, pages 412–419, August 2001.
Jeroen A.J. Leijten, Jef L. van Meerbergen, Adwin H. Timmer, and Jochen A.G. Jess. Stream communication between real-time tasks in a high-performance multiprocessor. In Proceedings of Design, Automation and Test in Europe Conference, pages 125–131, 1998.
K. Keutzer, S. Malik, A. Richard Newton, Jan M. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Trans. on CAD of Integrated Circuits and Systems, 19(12):1523–1543, 2000.
M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Design Automation Conference, pages 667–672, June 2001.
Drew Wingard. Socket-based design using decoupled interconnects. Chapter 15, this volume.
Peter Klapproth. Architectural concept for IP-re-use. In VLSI ASP DAC, December 2002.
VSI Alliance. Virtual component interface standard, 2000.
OCP International Partnership. Open core protocol specification, 2001.
ARM. AMBA AXI Protocol Specification, June 2003.
Open Microprocessor Initiative. OMI/PI-Bus specification, OMI 324: PI-Bus Rev. 0.3d edition, 1994.
Pierre Guerrier and Alain Greiner. A generic architecture for on-chip packet-switched interconnections. In Proceedings of Design, Automation and Test in Europe Conference, pages 250–256, 2000.
Luca Benini and Giovanni De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70–80, 2002.
K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In Proceedings of Design, Automation and Test in Europe Conference, pages 423–425, March 2002.
Kees Goossens, John Dielissen, Jef van Meerbergen, Peter Poplavko, Andrei Răadulescu, Edwin Rijpkema, Erwin Waterlander, and Paul Wielage. Guaranteeing the quality of services in networks on chip. In Axel Jantsch and Hannu Tenhunen, editors, Networks on Chip, chapter 4, pages 61–82. Kluwer, 2003.
William J. Dally and Brian Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, pages 684–689, June 2001.
André DeHon. Robust, high-speed network design for large-scale multiprocessing. A.I. Technical report 1445, Massachusetts Institute of Technology, Artificial Intelligence Laboratory, September 1993.
E. Rijpkema, K. G. W. Goossens, A. Răadulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proceedings of Design, Automation and Test in Europe Conference, pages 350–355, March 2003.
Andrei Răadulescu and Kees Goossens. Communication services for networks on silicon. In Shuvra Bhattacharyya, Ed Deprettere, and Juergen Teich, editors, Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, pages 275–299. Marcel Dekker, 2003.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
Goossens, K., Gangwal, O.P., Röover, J., Niranjan, A. (2005). Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV. In: Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A. (eds) Interconnect-Centric Design for Advanced SoC and NoC. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7836-6_15
Download citation
DOI: https://doi.org/10.1007/1-4020-7836-6_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7835-4
Online ISBN: 978-1-4020-7836-1
eBook Packages: EngineeringEngineering (R0)