Abstract
Continued scaling of semiconductor technology has created hopes for true system-on-a-chip integration; that is, the integration of a complete system on a single die of silicon. Yet, this prospect is seriously challenged by cost considerations. Solutions that maximize flexibility and re-use may be the only way to address the cost concerns, but necessitate offsetting the energy and performance penalty that comes with software solutions through an aggressive use of concurrency. A truly network-based solution is the only option to resolve the many issues that come with massive parallelism such as reliability, robustness, synchronization, and power management. This chapter presents an insight in some of the approaches and methodologies that are currently under development at the Gigascale Systems Research Center [GSRC].
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
F. Boekhorst, “Ambient intelligence: The next paradigm for consumer electronics”, Keynote presentation, Proceedings IEEE ISSCC 2002, San Francisco, February 2002.
L. Carloni et al., “The Art and Science of Integrated Embedded System Design,” Proceedings of the 28th European Solid-State Circuits Conference, September 2002.
T. Claasen, “First-Time-Right Silicon, but to the Right Specification,” Keynote presentation, Proceedings DAC 2000, Los Angeles, June 2000.
G. De Micheli, “Designing Robust Systems with Uncertain Information,” Keynote presentation, ASPDAC 2003.
Ericsson Mobile Platforms, http://www.ericsson.com/mobileplatforms.
The Gigascale Systems Research Center, http://www.gigascale.org.
K. Keutzer, S. Malik, R. Newton, J. Rabaey and A. Sangiovanni-Vincentelli, “System Level Design: Orthogonalization of Concerns and Platform-Based Design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, vol.19, no.12, Dec. 2000, pp.1523–43.
The Omap Platform, http://www.omap.com
L.S. Peh and B. Dally, “Flit-Reservation Flow Control”, Proceedings of 6-th International Symposium of High-performance Computer Architecture, Jan. 2000
L. Pileggi, H. Schmit, et al, “Via Patterned Gate Array,” CMU Center for Silicon System Implementation Technical Report Series, No. CSSI 02-15, April 2002.
J. Rabaey, “Ultra-Low Cost and Power Communication and Computation Enables Ambient Intelligence“, Keynote presentation, Proceedings Smart Objects Conference, Grenoble, May 2003.
A. Sangiovanni-Vincentelli, “Defining Platform-based Design”, EEDesign, February 2002.
Sgroi M, Sheets M, Mihal A, Keutzer K, Malik S, Rabaey J, Sangiovanni-Vincentelli A. “Addressing the system-on-a-chip interconnect woes through communication-based design.” Proceedings of the 38th Design Automation Conference, Las Vegas, June 2001, pp.667–72.
Sonics Inc., http://www.sonicsinc.com/
Virtex-II Pro Platform FPGAs, http://www.xilinx.com
VSI Alliance, http://www.vsi.org/
H. Zhang, et al. “A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing,” IEEE J. Solid State Circuits, vol. 35, Nov. 2000, pp. 1697–1704.
H. Zimmermann, OSI Reference Model — The ISO Model of Architecture for Open Systems Interconnection, IEEE Transactions on Communications COM-28, No. 4: April 1980.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science + Business Media, Inc.
About this chapter
Cite this chapter
Rabaey, J.M. (2005). System-on-Chip-Challenges in the Deep-Sub-Micron Era. In: Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A. (eds) Interconnect-Centric Design for Advanced SoC and NoC. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7836-6_1
Download citation
DOI: https://doi.org/10.1007/1-4020-7836-6_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7835-4
Online ISBN: 978-1-4020-7836-1
eBook Packages: EngineeringEngineering (R0)