Advertisement

Soc Testing and Design for Testability

  • Cheng-Wen Wu
  • Chih-Tsun Huang

Abstract

Integrating reusable cores from multiple sources is essential in system-on-chip (SOC) design. Testing these cores as well as the integrated system chip requires not just the conventional design-for-testability (DFT) methodologies, but also new ones. SOC testing involves applying test patterns to and analyzing the corresponding response from each and every core. In addition, the user-defined logic as well as the final integrated chip has to be tested. There are new challenges and issues, such as core isolation, test access, test pattern translation (from core to chip), test integration and scheduling, test automation, etc. This chapter discusses in detail the challenges and solutions in core-based SOC testing. We also briefly describe the IEEE 1500 that standardizes the test interface (called the Test Wrapper) between a core and its SOC host, and the Core Test Language (CTL) for test automation. We present a novel SOC test integration platform, solving real problems in test scheduling, test IO reduction, timing of functional test, scan IO sharing, embedded memory built-in self-test (BIST), etc. We also present a memory BIST compiler that provides a complete solution for SOCs with heterogeneous memory cores

Keywords

built-in self-test (BIST) Core Test Language (CTL) design-for-testability (DFT) IEEE 1500 memory testing SOC testing test access mechanism (TAM) test wrapper 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Y. Zorian, E. J. Marinissen, and S. Dey, “Testing embedded-core-based system chips”, IEEE Computer, vol. 32, no. 6, pp. 52–60, June 1999.Google Scholar
  2. [2]
    C.-W. Wu, J.-F. Li, and C.-T. Huang, “Core-based system-on-chip testing: Challenges and opportunities”, J. Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp. 335–353, Nov. 2001.Google Scholar
  3. [3]
    E. Marinissen, R. Kapur, and Y. Zorian, “On using IEEE 1500 SECT for test plug-n-play”, in Proc. Int. Test Conf. (ITC), 2000, pp. 770–777.Google Scholar
  4. [4]
    IEEE, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits, IEEE Standards Department, Piscataway, Aug. 2005.Google Scholar
  5. [5]
    IEEE, IEEE Standard Test Interface Language (STIL) for Digital Test Vector Data, IEEE Standards Department, Piscataway, Sept. 1999.Google Scholar
  6. [6]
    R. Kapur, M. Lousberg, T. Taylor, B. Keller, P. Reuter, and D. Kay, “CTL: the language for describing core-based test”, in Proc. Int. Test Conf. (ITC), 2001, pp. 131–139.Google Scholar
  7. [7]
    M. Benabdenbi, W. Maroufi, and M. Marzouki, “CAS-BUS: a scalable and reconfigurable test access mechanism for systems on a chip”, in Proc. Design, Automation and Test in Europe (DATE), Paris, Mar. 2000, pp. 141–145.Google Scholar
  8. [8]
    L. Whetsel, “Addressable test ports—an approach to testing embedded cores”, in Proc. Int. Test Conf. (ITC), 1999, pp. 1055–1061.Google Scholar
  9. [9]
    E. J. Marinissen and S. K. Goel, “Analysis of test bandwidth utilization in test bus and TestRail architectures for SOCs”, in Proc. IEEE Int. Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Apr. 2002, pp. 52–60.Google Scholar
  10. [10]
    H.-S. Hsu, J.-R. Huang, K.-L. Cheng, C.-W. Wang, C.-T. Huang, C.-W. Wu, and Y.-L. Lin, “Test scheduling and test access architecture optimization for system-on-chips”, in Proc. 11th IEEE Asian Test Symp. (ATS), Guam, Nov. 2002, pp. 411–416.Google Scholar
  11. [11]
    A. Benso, S. Di Carlo, P. Prinetto, and Y. Zorian, “A hierarchical infrastructure for SoC test management”, IEEE Design & Test of Computers, vol. 20, no. 4, pp. 32–39, Jul.- Aug. 2003.CrossRefGoogle Scholar
  12. [12]
    K. Chakrabarty, “Test scheduling for core-based systems using mixed-integer linear programming”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 10, pp. 1163–1174, Oct. 2000.CrossRefGoogle Scholar
  13. [13]
    V. Iyengar, K. Chakrabarty, and E. J. Marinissen, “Test wrapper and test access mechanism co-optimization for system-on-chip”, J. Electronic Testing: Theory and Applications, vol. 18, pp. 213–230, Apr. 2002.CrossRefGoogle Scholar
  14. [14]
    C.-P. Su and C.-W. Wu, “Graph-based power-constrained test scheduling for SOC”, in Proc. IEEE Int. Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Brno, Czech Republic, Apr. 2002, pp. 61–68.Google Scholar
  15. [15]
    S. K. Goel and E. J. Marinissen, “Effective and efficient test architecture design for SOCs”, in Proc. Int. Test Conf. (ITC), Baltimore, Oct. 2002, pp. 529–538.Google Scholar
  16. [16]
    C.-W. Wang, J.-R. Huang, K.-L. Cheng, H.-S. Hsu, C.-T. Huang, C.-W. Wu, and Y.-L. Lin, “A test access control and test integration system for system-on-chip”, in Proc. Sixth IEEE Int. Workshop on Testing Embedded Core-Based System-Chips (TECS), Monterey, California, May 2002, pp. P2.1–P2.8.Google Scholar
  17. [17]
    J.-F. Li, H.-J. Huang, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, “A hierarchical test methodology for system-on-chip”, IEEE Micro, vol. 22, no. 5, pp. 69-81, Sept./Oct. 2002.Google Scholar
  18. [18]
    K.-L. Cheng, J.-R. Huang, C.-W. Wang, C.-Y. Lo, L.-M. Denq, C.-T. Huang, C.-W. Wu, S.-W. Hung, and J.-Y. Lee, “An SOC test integration platform and its industrial realization”, in Proc. Int. Test Conf. (ITC), Charlotte, Oct. 2004.Google Scholar
  19. [19]
    IEEE, IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture, IEEE Standards Department, Piscataway, May 1990.Google Scholar
  20. [20]
    E. J. Marinissen, V. Iyengar, and K. Chakrabarty, “ITC’02 SOC test benchmarks”, http://www.extra.research.philips.com/itc02socbenchm/, 2002.Google Scholar
  21. [21]
    E. J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, “Towards a standard for embedded core test: An example”, in Proc. Int. Test Conf. (ITC), 1999, pp. 616–626.Google Scholar
  22. [22]
    J. Aerts and E. J. Marinissen, “Scan chain design for test time reduction in core-based ICs”, in Proc. Int. Test Conf. (ITC), 1998, pp. 448–457.Google Scholar
  23. [23]
    P. Varma and S. Bhatia, “A structured test reuse methodology for core-based system chips”, in Proc. Int. Test Conf. (ITC), 1998, pp. 294–302.Google Scholar
  24. [24]
    P. Harrod, “Testing reusable IP—a case study”, in Proc. Int. Test Conf. (ITC), 1999, pp. 493–498.Google Scholar
  25. [25]
    E. J. Marinissen, R. Arendsen, and G. Bos, “A structured and scalable mechanism for test access to embedded reusable cores”, in Proc. Int. Test Conf. (ITC), 1998, pp. 284–293.Google Scholar
  26. [26]
    M. Benabdenbi, W. Maroufi, and M. Marzouki, “Testing TAPed cores and wrapped cores with the same test access mechanism”, in Proc. Design, Automation and Test in Europe (DATE), Munich, Mar. 2001, pp. 150–155.Google Scholar
  27. [27]
    K. Chakrabarty, “Design of system-on-a-chip test access architecture using integer linear programming”, in Proc. IEEE VLSI Test Symp. (VTS), 2000, pp. 127–134.Google Scholar
  28. [28]
    E. Larsson and Z. Peng, “An integrated system-on-chip test framework”, in Proc. Design, Automation and Test in Europe (DATE), Munich, Mar. 2001, pp. 138–144.Google Scholar
  29. [29]
    V. Iyengar, K. Chakrabarty, and E. J. Marinissen, “Test wrapper and test access mechanism cooptimization for system-on-chip”, in Proc. Int. Test Conf. (ITC), Baltimore, Oct. 2001, pp. 1023–1032.Google Scholar
  30. [30]
    Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S. M. Reddy, “Resource allocation and test scheduling for concurrent test of core-based SOC design”, in Proc. Tenth IEEE Asian Test Symp. (ATS), Kyoto, Nov. 2001, pp. 265–270.Google Scholar
  31. [31]
    L. Whetsel, “A IEEE 1149.1 base test access architecture for ICs with embedded cores”, in Proc. Int. Test Conf. (ITC), 1997, pp. 69–78.Google Scholar
  32. [32]
    IEEE, IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture, IEEE Standards Department, Piscataway, May 1990.Google Scholar
  33. [33]
    K. K. Saluja, S. H. Sng, and K. Kinoshita, “Built-in self-testing RAM: A practical alternative”, IEEE Design & Test of Computers, vol. 4, no. 1, pp. 42–51, Feb. 1987.CrossRefGoogle Scholar
  34. [34]
    R. Dekker, F. Beenker, and L. Thijssen, “A realistic self-test machine for static random access memories”, in Proc. Int. Test Conf. (ITC), 1988, pp. 353–361.Google Scholar
  35. [35]
    A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice, John Wiley & Sons, Chichester, England, 1991.Google Scholar
  36. [36]
    B. F. Cockburn and Y.-F. Nicole Sat, “Synthesized transparent BIST for detecting scrambled patternsensitive faults in RAMs”, in Proc. Int. Test Conf. (ITC), Oct. 1995, pp. 23–32.Google Scholar
  37. [37]
    J. Dreibelbis, J. Barth, H. Kalter, and R. Kho, “Processor-based built-in self-test for embedded DRAM”, IEEE Journal of Solid-State Circuits, pp. 1731–1740, Nov. 1998.Google Scholar
  38. [38]
    C.-W. Wu, “Testing embedded memories: Is BIST the ultimate solution?”, in Proc. Seventh IEEE Asian Test Symp. (ATS), Singapore, Dec. 1998, pp. 516–517.Google Scholar
  39. [39]
    C.-T. Huang, J.-R. Huang, C.-F. Wu, C.-W. Wu, and T.-Y. Chang, “A programmable BIST core for embedded DRAM”, IEEE Design & Test of Computers, vol. 16, no. 1, pp. 59–70, Jan.-Mar. 1999.CrossRefGoogle Scholar
  40. [40]
    O. Kebichi and M. Nicolaidis, “A tool for automatic generation of BISTed and transparent BISTed RAMs”, in Proc. IEEE Int. Conf. Computer Design (ICCD), Oct. 1992, pp. 570–575.Google Scholar
  41. [41]
    R. Rajsuman, “RAMBIST builder: A methodology for automatic built-in self-test design of embedded RAMs”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), 1996, pp. 50–56.Google Scholar
  42. [42]
    M. Marinescu, “Simple and efficient algorithms for functional RAM testing”, in Proc. Int. Test Conf. (ITC), 1982, pp. 236–239.Google Scholar
  43. [43]
    K. Zarrineh and S. J. Upadhyaya, “Programmable memory BIST and a new synthesis framework”, in Proc. Int. Symp. Fault Tolerant Computing (FTCS), Montreal, June 1999, pp. 352–355.Google Scholar
  44. [44]
    K. Zarrineh and S. J. Upadhyaya, “On programmable memory built-in self test architecutres”, in Proc. Design, Automation and Test in Europe (DATE), Paris, Mar. 1999, pp. 708–713.Google Scholar
  45. [45]
    K.-J. Lin and C.-W. Wu, “PMBC: a programmable BIST compiler for memory cores”, in Third IEEE Int. Workshop on Testing Embedded Core-Based System-Chips, Dana Point, Apr. 1999, pp. P2.1–P2.6.Google Scholar
  46. [46]
    C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, “Simulation-based test algorithm generation for random access memories”, in Proc. IEEE VLSI Test Symp. (VTS), Montreal, Apr. 2000, pp. 291–296.Google Scholar
  47. [47]
    C. Cheng, C.-T. Huang, J.-R. Huang, C.-W. Wu, C.-J. Wey, and M.-C. Tsai, “BRAINS: A BIST complier for embedded memories”, In Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), pages 299–307, Yamanashi, Oct. 2000.Google Scholar
  48. [48]
    K.-L. Cheng, C.-M. Hsueh, J.-R. Huang, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, “Automatic generation of memory built-in self-test cores for system-on-chip”, in Proc. Tenth IEEE Asian Test Symp. (ATS), Kyoto, Nov. 2001, pp. 91-96.Google Scholar
  49. [49]
    D. Flynn, “AMBA: Enabling reusable on-chip designs”, IEEE Micro, 17(4):20–27, July/Aug. 1997.CrossRefGoogle Scholar
  50. [50]
    C.-F. Wu, C.-T. Huang, and C.-W. Wu, “RAMSES: a fast memory fault simulator”, In Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), pages 165–173, Albuquerque, Nov. 1999.Google Scholar

Copyright information

© Springer 2006

Authors and Affiliations

  • Cheng-Wen Wu
    • 1
  • Chih-Tsun Huang
    • 1
  1. 1.National Tsing Hua UniversityTaiwan

Personalised recommendations