Advertisement

SoC Memory System Design

  • Kun-Bin Lee
  • Tian-Sheuan Chang

Abstract

As the increasing integration density of various IPs into the SoC, the memory system becomes a dominant role to determine the final performance, area, and power consumption of SoC. The memory system design involves various aspects, from bottom level on-chip or off-chip memory technologies, to the high level memory optimization and management. Between the two levels is the memory controller to efficiently deliver the required data within the power and delay constraints. The PC-driven off-chip memory continues its high density and high bandwidth development track. However, it also adapts its interface and power to be either fast random access or low power consumption to fit into the divergent needs of various SoC applications. The embedded memory now is driven by the SoC and thus becomes more integration friendly, either at the interface or at the process technologies. Memory optimization and management optimizes the memory access by high level reordering, remapping and memory size compression. Power of the memory system can be further reduced by transition reduction of memory bus and dynamic power management of memory systems. Further optimization of memory access needs the memory controller to fully utilize the available bandwidth. Since the components in SoC have divergent needs, either bandwidth sensitive, or latency sensitive, the memory controller design also quick evolves to be a more intelligent one to provide the different quality and latency guaranteed access. The optimization of memory system is part of the complex SoC design problem, which can only be analyzed and solved within the target applications

Keywords

SoC memory system memory controller 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    G. Goossens, et al, “Synthesis of flexible IC architectures for medium throughput real-time signal processing,” J. VLSI signal processing, vol.5, no.4, Kluwer Academic Publishers, Boston, 1993.Google Scholar
  2. 2.
    Denali Memory Report, vol 1, issue 4, May 2002.Google Scholar
  3. 3.
    T. H. Meng, B. Gordon, E. Tsern, and A. Hung, “Portable video-on-demand in wireless communication,” in Proc. of the IEEE, Vol.83, No.4, pp.659-680, Apr. 1995.CrossRefGoogle Scholar
  4. 4.
    V. Tiwari, S. Malik, and A. Wolfe, “Power analysis of embedded software: a first step towards software power minimization,” in Proc. ICCAD, pp.384-390, Nov. 1994.Google Scholar
  5. 5.
    F. Catthoor et al. Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer Academic Publishers, 1998.Google Scholar
  6. 6.
    D. Burger, J. R. Goodman, and A. Kagi, “Limited bandwidth to affect processor design,” IEEE Micro, 17(6): pp. 55–62, Nov./Dec. 1997.CrossRefGoogle Scholar
  7. 7.
    P. R. Panda, N. Dutt, and A. Nicolau, Memory issues in embedded systems-on-chip: optimizations and exploration, Kluwer Academic Publishers, Boston, 1999.Google Scholar
  8. 8.
    C. Natarajan, B. Christenson, and F. Briggs, “A study of performance impact of memory controller features in multi-processor server environment,” in Proc. of the 3rd workshop on Memory performance issues, pp. 80-87, 2004.Google Scholar
  9. 9.
    D. A. Patterson, “Latency lags bandwidth”, Communication of the ACM, vol. 47. no. 10, pp. 71-75, Oct. 2004.CrossRefMathSciNetGoogle Scholar
  10. 10.
    K. Kilbuck, “FCRAM 101 Part 1: Understanding the Basics”, CommsDesign, 2002. [Online]. Available: http://www.commsdesign.com/printableArticle/?articleID=16504491Google Scholar
  11. 11.
    N. C. C. Lu, “Emerging technology and business solutions for system chips,” ISSCC Dig. Tech. Papers, pp.25-31, Feb. 2004.Google Scholar
  12. 12.
    A. K. Khan, et al., “A 150-MHz graphics rendering processor with 256-Mb embedded DRAM”, IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1775-1784, Nov. 2001.CrossRefGoogle Scholar
  13. 13.
    M. Takahashi, et al., “A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM”, IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1713-1721, Nov. 2000.CrossRefGoogle Scholar
  14. 14.
    B. Dipert, “Embedded Memory: The All Purpose Core”, EDN Magazine, Mar. 1998. [Online]. Available: http://www.ednmag.com/reg/1998/031398/06cs.cfmGoogle Scholar
  15. 15.
    L. Benini, A. Macii, and M. Poncino, “Energy-aware design of embedded memories: a survey of technologies, architectures and optimization techniques”, ACM Trans. Embedded Computing Systems, vol. 2, no. 1. pp. 5-32, Feb. 2003.CrossRefGoogle Scholar
  16. 16.
    K. Nii, et al., “A 90-nm low-Power 32-kB embedded SRAM with gate leakage suppression circuit for mobile Applications”, IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 684-692, Apr. 2004.CrossRefGoogle Scholar
  17. 17.
    W. Leung, F. C. Hsu, and M. E. Jones, “The ideal SoC memory: 1T-SRAM” Proc. IEEE ASIC/SoC Conf., pp. 32-36, 2000.Google Scholar
  18. 18.
    P.C. Fazan, et al., . “A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs”, Proc. IEEE CICC, pp.99-102 , 2002Google Scholar
  19. 19.
    NEC, “New ASIC Process Technology Makes Embedded DRAM Practical Choice For High-Performance Applications”, [Online]. Available: http://www.necel.com/en/process/ pdf/eDRAMwhitepaper3.7.pdfGoogle Scholar
  20. 20.
    SST, “SuperFlash EEPROM technology”, [Online]. Available: http://www.sst.com/ downloads/tech_papers/701.pdfGoogle Scholar
  21. 21.
    K. Ayukawa, T. Watanabe and S. Narita, “An access-sequence control scheme to enhance random-access performance of embedded DRAM’s,” IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 800-806, May 1998.CrossRefGoogle Scholar
  22. 22.
    T. Watanabe et al., “Access optimizer to overcome the future walls of embedded DRAMs in the era of systems on silicon,” in Proc ISSCC99, pp. 370 -371, 15-17 Feb. 1999.Google Scholar
  23. 23.
    S. A. McKee et al, “Experimental implementation of dynamic access ordering,” in Proc. of the 27th Hawaii International Conference on System Sciences, pp. 431-440, Jan. 1994.Google Scholar
  24. 24.
    S. A. McKee and Wm. A. Wulg, “A memory controller for improved performance of streamed computations on symmetric multiprocessors,” in Proc IPPS ’96, pp. 159-165.Google Scholar
  25. 25.
    S. I. Hong et al., “Access order and effective andwidth for streams on a Direct Rambus memory,” in Proc. of the 5th HPCA, pp. 80-89, Jan. 1999.Google Scholar
  26. 26.
    P. R. Panda, N. D. Dutt, and A. Nicolau, “Incorporating DRAM access modes into high-level synthesis,” IEEE Trans. CAD, vol. 17, no. 2, pp. 96-109, Feb. 1998.Google Scholar
  27. 27.
    A. Khare, P. R. Panda, N. D. Dutt, and A. Nicolau, “High-level synthesis with synchronous and RAMBUS DRAMs,” in Proc. SASIMI ’98, pp.186-193, 1998.Google Scholar
  28. 28.
    P. R Panda and N. D. Dutt, “Low-power memory mapping through reducing address bus activity,” IEEE Trans. VLSI Syst, vol. 7, pp. 309-320, Sept. 1999.Google Scholar
  29. 29.
    M. Winzker, P. Pirsch and J. Reimers, “Architecture and memory requirements for stand-alone and hierarchical MPEG2 HDTV-decoders with synchronous DRAMs,” in Proc ISCAS95, pp. 609 -612, Jan. 1995.Google Scholar
  30. 30.
    T. Gleerup et al., “Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off,” in Proc. of the 8th International Workshop on Hardware/Software Codesign, pp. 51-55, 2000.Google Scholar
  31. 31.
    H.-K. Chang and Y.-L. Lin, “Array allocation taking into account SDRAM characteristics,” in Proc. ASP-DAC, pp. 497-502, Jan. 2000.Google Scholar
  32. 32.
    H. Schmit and D. E. Thomas, Jr., “Address generation for memories containing multiple arrays,” IEEE Trans. CAD, vol. 17, issue 5, pp.377 -385, May 1998.Google Scholar
  33. 33.
    A. Jantsch, et al., “Hardware/software partitioning and minimizing memory interface traffic,” Proc. of the EuroDAC, pp.226-231, 1994.Google Scholar
  34. 34.
    N. Chang, K. Kim, J. Cho and H. Shin, “Bus encoding for low-power high-performance memory systems,” in Proc. DAC2000, pp. 800-805, Jun 2000.Google Scholar
  35. 35.
    W.-C. Cheng and M. Pedram, “Power-optimal encoding for DRAM address bus,” in Proc. International Symposium on Low Power Electronics and Design, pp. 250-252, 2000.Google Scholar
  36. 36.
    C. L. Su, C. Y. Tsui, and A. M. Despain, “Saving power in the control path of embedded processors,” IEEE Design and Test of Computers, vol. 11, pp. 24-30, 1994.CrossRefGoogle Scholar
  37. 37.
    M. R. Stan and W. P. Burleson, “Bus-invert coding for low-power I/O,” IEEE Trans. VLSI Syst., vol. 3, no. 1, pp. 49-58, Mar. 1995.CrossRefGoogle Scholar
  38. 38.
    Y. Shin, S. Chae, and K. Choi, “Reduction of bus-transitions with partial bus-invert coding,” IEE Electronics Letters, vol.34, no. 7, pp.642-643, Apr. 1998.CrossRefGoogle Scholar
  39. 39.
    S. Hong, T. Kim, U. Narayanan, and K. S. Chung, “Decomposition of bus-invert coding for low power I/O,” J. Circuits, Syst., Comput., vol. 10, pp. 101-111, 2000.Google Scholar
  40. 40.
    M. Mamidipaka, D. Hirschberg, and N. Dutt, “Low power address encoding using self-organizing lists,” in Proc. ISLPED’01, pp. 188-193, Aug. 2001.Google Scholar
  41. 41.
    P. With, P. Frencken, and M. Schaar-Mitrea, “An MPEG decoder with embedded compression for memory reduction,” IEEE Trans. Consumer Electron., vol. 44, pp. 545-555, Aug. 1998.CrossRefGoogle Scholar
  42. 42.
    T. Y. Lee, “A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 529-534, June 2003.CrossRefGoogle Scholar
  43. 43.
    S.-B. Ng, Lower Resolution HDTV Receivers, US patent 5262854, Nov. 1993.Google Scholar
  44. 44.
    W. Zhu, K. H. Yang, and F. A. Faryar, “A fast and memory efficient algorithm for down-conversion of an HDTV bitstream to an SDTV signal,” IEEE Trans. Consumer Electron., vol. 45-1, pp. 57-61, Feb. 1999.Google Scholar
  45. 45.
    L. Benini and G. D. Micheli, Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Academic Publishers, 1998.Google Scholar
  46. 46.
    A. H. Farrahi, G. E. Téllez, and M. Sarrafzadeh, “Memory segmentation to exploit sleep mode operation,” in Proc DAC95, pp.36-41, June 1995.Google Scholar
  47. 47.
    H. Heske, Mobile RAMs can help save power, Portable Design Magazine, July 2002. [Online]. Available: http://www.electronicsforu.com/electronicsforu/articles/hits.asp?id=369Google Scholar
  48. 48.
    R. Goering, “Philips design team wins EDAC award,” EEdesign, May 30, 2002.Google Scholar
  49. 49.
    S. Dutta, R. Jensen, and A. Rieckmann, “Viper: A multiprocessor SoC for advanced set-top box and digital TV systems,” IEEE Des. Test. Comput., vol. 18, no. 5, pp. 21-31, Sept.-Oct. 2001.CrossRefGoogle Scholar
  50. 50.
    G. Martin and H. Chang, Winning the SoC Revolution: Experiences in Real Design, Kluwer Academic Publishers, Boston, Jun. 2003.Google Scholar
  51. 51.
    B. Furht, “Multimedia systems: an overview,” IEEE Multimedia, vol. 1, no. 1, Spring 1994, pp. 47-59.Google Scholar
  52. 52.
    J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed., Morgan Kaufmann Publishers, San Francisco, 2002.zbMATHGoogle Scholar
  53. 53.
    A. Cataldo, MPU designers target memory to battle bottlenecks, EE Times, (10/19/01). [Online]. Available: http://www.siliconstrategies.com/ story/OEG20011019S0125Google Scholar
  54. 54.
    R. C. Schumann, “Design of the 21174 memory controller for DIGITAL personal workstations,” Digital Technical Journal, vol. 9, no. 2, pp. 57-70, 1997.Google Scholar
  55. 55.
    J. Carter et al., “Impulse: Building a smarter memory controller,” in Proc. HPCA 1999, pp. 70-79, Jan. 1999.Google Scholar
  56. 56.
    S. Rixner, et al., “Memory access scheduling,” in Proc. ISCA 2000, Vancouver, Canada, June 2000, pp. 128-138.Google Scholar
  57. 57.
    T. Takizawa and M. Hirasawa, “An efficient memory arbitration algorithm for a single chip MPEG2 AV decoder,” IEEE Trans. Consumer Electron., vol. 47, no.3, pp. 660-665, Aug. 2001.CrossRefGoogle Scholar
  58. 58.
    J. Corbal, R. Espasa, and M. Valero, “Command vector memory systems: High performance at low cost,” in Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, pp. 68-77, Oct. 1998.Google Scholar
  59. 59.
    Sonics, Efficient Shared DRAM Subsystems for SoCs, 2001. [Online]. Available: http:// www.sonicsinc.com/sonics/products/memmax/productinfo/docs/DRAM_Scheduler.pdfGoogle Scholar
  60. 60.
    Sonics, SoCCreator Guide Design Flow. [Online]. Available: http://www.socworks.com/ socworks/support/documentation/html/Google Scholar
  61. 61.
    K. Lahiri, A. Raghunathan, and G. Lakshminarayana, “LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs,” in Proc. Design Automation Conference, pp.15-20, Jun. 2001.Google Scholar
  62. 62.
    F. J. Harmsze, A. H. Timmer, and J. L. van Meerbergen, “Memory arbitration and cache management in stream-based systems,” in Proc. DATE 2000, Mar. 2000, pp. 257-262.Google Scholar
  63. 63.
    Denali Software Inc., Databahn product information, [Online]. Available: http://www.denali.com/products_databahn_dram.html.Google Scholar
  64. 64.
    K.-B. Lee, T.-C. Lin, and C.-W. Jen, “An efficient quality-aware memory controller for multimedia platform SoC,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, pp. 620-633, May. 2005.CrossRefGoogle Scholar
  65. 65.
    K.-B. Lee and C.-W. Jen, “Design and verification for configurable memory controller - Memory interface socket soft IP,” Journal of the Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp.309-323, 2001.Google Scholar
  66. 66.
    ARM, Inc. PrimeXsys Platforms. [Online]. Available: http://www.arm.com/armtech/ PrimeXsys?OpenDocumentGoogle Scholar
  67. 67.
    Bill Cordan, “An efficient bus architecture for system-on-chip design,” IEEE Custom Integrated Circuits, San Diego, USA, May 1999, pp. 623 -626.Google Scholar
  68. 68.
    S. Hosseini-Khayat and A.D. Bovopoulos, “A simple and efficient bus management scheme that supports continuous streams,” ACM Trans. Computer Systems, vol. 13, no. 2, pp. 122-140, 1995.CrossRefGoogle Scholar
  69. 69.
    Micron Technology, Inc. mt48lc16m16a2 256Mb SDRAM, Jan 2003. [Online]. Available: http://www.micron.com/products/datasheet.jsp?path=/DRAM/SDRAM&fileID=10Google Scholar
  70. 70.
    M.-Y. Chiu, K.-B. Lee, and C.-W. Jen, “Optimal data transfer and buffering schemes for JPEG2000 encoder,” in Proc. SIPS 2003, pp.177-182, Aug. 2003.Google Scholar
  71. 71.
    K.-B. Lee et al., “Optimal frame memory and data transfer scheme for MPEG-4 shape coding,” IEEE Trans. Consumer Electron., vol. 50, no.1, pp. 342-348, Feb. 2004.CrossRefGoogle Scholar
  72. 72.
    A. Erturk and S. Erturk, “Two-bit transform for binary block motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 15, Issue 7, pp. 938-946, July 2005.CrossRefGoogle Scholar
  73. 73.
    G. J. Sullivan, P. Topiwala, and A. Luthra, “The H.264/AVC advanced video coding standard: overview and introduction to the fidelity range extensions,” in Proc. SPIE, Denver, Aug. 2004.Google Scholar

Copyright information

© Springer 2006

Authors and Affiliations

  • Kun-Bin Lee
    • 1
    • 2
  • Tian-Sheuan Chang
    • 1
    • 2
  1. 1.MediaTek Inc.Hsin-chu CityTaiwan 300, R.O.C
  2. 2.Dept. Electronics EngineeringNational Chiao-Tung UniversityHsinchuTaiwan

Personalised recommendations