Skip to main content
SpringerLink
Log in
Book cover

Analog Circuit Design pp 169–193Cite as

A NEW METHODOLOGY FOR SYSTEM VERIFICATION OF RFIC CIRCUIT BLOCKS

  • Chapter

  • 3308 Accesses

Abstract

This paper describes a new RFIC design flow methodology and is based upon the RFIC Reference Flow recently jointly developed by Cadence, Agilent and Helic. The flow described addresses many of the problems associated with the performance verification of RFIC circuit blocks developed for wireless systems applications. The flow is based upon the Cadence® Virtuoso® custom design platform and utilises simulation engines and additional capability provided in Agilent Technologies RF Design Environment (RFDE).

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. F. Harrin gton, Field Computation by Moment Methods. Maxillan, New York (1968).

    Google Scholar 

  2. S.C Cripps, RF Power Amplifiers for Wireless Communications, Artech House (1999).

    Google Scholar 

  3. IEEE Std 802.11a-1999, “Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band,” 1999.

    Google Scholar 

  4. ETSI TS 101 475 v1.2.1, “Broadband Radio Access Networks (BRAN); HIPERLAN Type 2; Physical (PHY) layer,” November, 2000.

    Google Scholar 

  5. IEEE P802.11g/D8.2, “Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Further Higher Data Rate Extension in the 2.4 GHz Band,” April, 2003.

    Google Scholar 

  6. CCITT, Recommendation O.151(10/92).

    Google Scholar 

  7. CCITT, Recommendation O.153(10/92)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Cheadle Royal Business Park, Cheshire, SK83GR, England

    Dave Morris & Agilent EEsof EDA

Authors
  1. Dave Morris
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Agilent EEsof EDA
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Katholieke Universiteit Leuven, Belgium

    Michiel Steyaert

  2. Delft University of Technology, The Netherlands

    Johan H. Huijsing

  3. Eindhoven University of Technology, The Netherlands

    Arthur H.M. van Roermund

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer

About this chapter

Cite this chapter

Morris, D., EDA, A.E. (2006). A NEW METHODOLOGY FOR SYSTEM VERIFICATION OF RFIC CIRCUIT BLOCKS. In: Steyaert, M., Huijsing, J., van Roermund, A. (eds) Analog Circuit Design. Springer, Dordrecht. https://doi.org/10.1007/1-4020-3885-2_9

Download citation

  • DOI: https://doi.org/10.1007/1-4020-3885-2_9

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-3884-6

  • Online ISBN: 978-1-4020-3885-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation